MP1530 – TRIPLE OUTPUT STEP-UP PLUS LINEAR REGULATORS FOR TFT BIAS
The positive linear regulator (GH) is then soft-
The RDY pin will be pulled down to an active
low. If any output remains below regulation
(<80%) before and through the nine CT periods,
started and allowed to settle in one period of CT
ramp. Nine periods of the CT ramp have
occurred since the chip enabled. If all outputs
are in regulation (>80%), the CT will stop
ramping and be held at ground.
RDY will remain high and CT will begin its fault
timer pulse.
V
GH
OUTPUT
VOLTAGES
V
MAIN
V
IN
0V
V
GL
V
IN
IN
0V
V
EN HIGH
EN
0V
POWER ON RESET
START 1
START 2
START 3
1.25V
CT
0V
V
IN
RDY
0V
TIME
Figure 2—Startup Timing Diagram
MP1530 Rev. 1.41
5/25/2011
www.MonolithicPower.com
MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2011 MPS. All Rights Reserved.
10
MPS [ MONOLITHIC POWER SYSTEMS ]
