MP1039
Full Bridge
CCFL Controller
The Future of Analog IC Technology
DESCRIPTION
The MP1039 is a fixed operating frequency
inverter controller that controls four external
N-Channel power MOSFETs in a full-bridge
configuration. The inverter is designed to power
one or more cold cathode fluorescent lamps
(CCFL) to backlight liquid crystal displays. Its
full-bridge architecture converts unregulated DC
input voltages to the nearly pure sine waves
required to ignite and operate CCFL.
The switching frequency is set by an external
resistor, and can be synchronized to an external
clock to minimize the potential video display
interference. The built-in burst oscillator can be
synchronized with an external clock to minimize
display scan interference. Burst mode or analog
mode dimming is controlled with an external
analog signal. Built-in fault management features
include an open lamp regulator, a transformer
secondary peak current regulator, and a dual-
mode fault timer. The secondary over-current
timeout can be shortened with external
components. The MP1039 is available in
TSSOP28 and SOIC28 packages.
FEATURES
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
Drives Four External, Low Cost, N-Channel
MOSFETs
Programmable Fixed Operating Frequency
Input Voltage Range of 10V to 28V
Lamp Current and Voltage Regulation
Full-Wave Sense Amp
Analog and Burst Mode Dimming Control
Integrated Burst Mode Oscillator and Modulator
Soft-On and Soft-Off Burst Envelope
Open Lamp Protection
Secondary Over-Current Protection
Dual-mode, Fault Timer
Drives up to 20 Lamps
Synchronization Ability for both Switching
Frequency and Burst Frequency
Available in TSSOP28 and SOIC28 Packages
Desktop LCD Flat Panel Displays
Flat Panel Video Displays
LCD TVs and Monitors
APPLICATIONS
“MPS” and “The Future of Analog IC Technology” are Registered Trademarks of
Monolithic Power Systems, Inc.
The MP1039 is covered by US Patents 6,683,422, 6,316,881, and 6,114,814.
Other Patents Pending.
TYPICAL APPLICATION
1
2
3
4
5
6
7
8
9
10
SI
LI
LV
COMP
AGND
FT
SWSET
SWPLL
BRPLL
BRS
DBRT
ABRT
ENSYNC
LSYNC
PGND2
BG2
VCC2
SW2
TG2
BT2
VIN2
PGND1
BG1
VCC1
SW1
TG1
BT1
VIN1
28
27
26
25
24
23
22
21
20
19
18
17
16
15
GND
DBRT
ABRT
ENSYNC
LSYNC
11
12
13
14
V
PS
MP1039
MP1039 Rev. 1.1
9/24/2007
www.MonolithicPower.com
MPS Proprietary Information. Unauthorized Photocopy and Duplication Prohibited.
© 2007 MPS. All Rights Reserved.
1
MPS [ MONOLITHIC POWER SYSTEMS ]
