欢迎访问ic37.com |
会员登录 免费注册
发布采购

XC68HC912D60FU8 参数 Datasheet PDF下载

XC68HC912D60FU8图片预览
型号: XC68HC912D60FU8
PDF下载: 下载PDF文件 查看货源
内容描述: 超前信息 - 冯4.0 [Advance Information - Rev 4.0]
分类和应用: 微控制器和处理器外围集成电路时钟
文件页数/大小: 432 页 / 2948 K
品牌: MOTOROLA [ MOTOROLA ]
 浏览型号XC68HC912D60FU8的Datasheet PDF文件第324页浏览型号XC68HC912D60FU8的Datasheet PDF文件第325页浏览型号XC68HC912D60FU8的Datasheet PDF文件第326页浏览型号XC68HC912D60FU8的Datasheet PDF文件第327页浏览型号XC68HC912D60FU8的Datasheet PDF文件第329页浏览型号XC68HC912D60FU8的Datasheet PDF文件第330页浏览型号XC68HC912D60FU8的Datasheet PDF文件第331页浏览型号XC68HC912D60FU8的Datasheet PDF文件第332页  
Freescale Semiconductor, Inc.  
Analog-to-Digital Converter  
Bit 7  
S10BM  
0
6
SMP1  
0
5
SMP0  
0
4
PRS4  
0
3
PRS3  
0
2
PRS2  
0
1
PRS1  
0
Bit 0  
PRS0  
1
RESET:  
ATD0CTL4/ATD1CTL4 — ATD Control Register 4  
$0064/$01E4  
The ATD control register 4 is used to select the clock source and set up  
the prescaler. Writes to the ATD control registers initiate a new  
conversion sequence. If a write occurs while a conversion is in progress,  
the conversion is aborted and ATD activity halts until a write to  
ATDxCTL5 occurs.  
S10BM — 10 bit Mode  
0 = 8 bit operation  
1 = 10 bit operation  
SMP1, SMP0 — Select Sample Time  
Used to select one of four sample times after the buffered sample and  
transfer has occurred.  
Table 18-2. Final Sample Time Selection  
SMP1 SMP0  
Final Sample Time  
2 A/D clock periods  
4 A/D clock periods  
8 A/D clock periods  
16 A/D clock periods  
0
0
1
1
0
1
0
1
Advance Information  
328  
68HC(9)12D60 — Rev 4.0  
MOTOROLA  
Analog-to-Digital Converter  
For More Information On This Product,  
Go to: www.freescale.com  
 复制成功!