欢迎访问ic37.com |
会员登录 免费注册
发布采购

XC68HC912D60FU8 参数 Datasheet PDF下载

XC68HC912D60FU8图片预览
型号: XC68HC912D60FU8
PDF下载: 下载PDF文件 查看货源
内容描述: 超前信息 - 冯4.0 [Advance Information - Rev 4.0]
分类和应用: 微控制器和处理器外围集成电路时钟
文件页数/大小: 432 页 / 2948 K
品牌: MOTOROLA [ MOTOROLA ]
 浏览型号XC68HC912D60FU8的Datasheet PDF文件第281页浏览型号XC68HC912D60FU8的Datasheet PDF文件第282页浏览型号XC68HC912D60FU8的Datasheet PDF文件第283页浏览型号XC68HC912D60FU8的Datasheet PDF文件第284页浏览型号XC68HC912D60FU8的Datasheet PDF文件第286页浏览型号XC68HC912D60FU8的Datasheet PDF文件第287页浏览型号XC68HC912D60FU8的Datasheet PDF文件第288页浏览型号XC68HC912D60FU8的Datasheet PDF文件第289页  
Freescale Semiconductor, Inc.  
MSCAN Controller  
Identifier Acceptance Filter  
cause of the receiver interrupt. When more than one hit occurs (two or  
more filters match) the lower hit has priority.  
A very flexible programmable generic identifier acceptance filter has  
been introduced in order to reduce the CPU interrupt loading. The filter  
is programmable to operate in four different modes:  
• Two identifier acceptance filters, each to be applied to a) the full  
29 bits of the extended identifier and to the following bits of the  
CAN frame: RTR, IDE, SRR or b) the 11 bits of the standard  
identifier, the RTR and IDE bits of CAN 2.0A/B messages. This  
mode implements two filters for a full length CAN 2.0B compliant  
extended identifier. Figure 17-3 shows how the first 32-bit filter  
bank (CIDAR0–3, CIDMR0–3) produces a filter 0 hit. Similarly, the  
second filter bank (CIDAR4–7, CIDMR4–7) produces a filter 1 hit.  
• Four identifier acceptance filters, each to be applied to a) the 14  
most significant bits of the extended identifier plus the SRR and  
IDE bits of CAN 2.0B messages or b) the 11 bits of the standard  
identifier, the RTR and IDE bits of CAN 2.0A/B mesages. Figure  
17-4 shows how the first 32-bit filter bank (CIDAR0–3, CIDMR0–3)  
produces filter 0 and 1 hits. Similarly, the second filter bank  
(CIDAR4–7, CIDMR4–7) produces filter 2 and 3 hits.  
• Eight identifier acceptance filters, each to be applied to the first 8  
bits of the identifier. This mode implements eight independent  
filters for the first 8 bits of a CAN 2.0A/B compliant standard  
identifier or of a CAN 2.0B compliant extended identifier. Figure  
17-5 shows how the first 32-bit filter bank (CIDAR0–3, CIDMR0–3)  
produces filter 0 to 3 hits. Similarly, the second filter bank  
(CIDAR4–7, CIDMR4–7) produces filter 4 to 7 hits.  
• Closed filter. No CAN message will be copied into the foreground  
buffer RxFG, and the RXF flag will never be set.  
68HC(9)12D60 — Rev 4.0  
MOTOROLA  
Advance Information  
MSCAN Controller  
285  
For More Information On This Product,  
Go to: www.freescale.com  
 复制成功!