Freescale Semiconductor, Inc.
OCMPLO1
TCNTHI
TCNTLO
OCMPHI2
OCMPLO2
EQU
EQU
EQU
EQU
EQU
$17
$18
$19
$1E
$1F
; Output Compare Register 1 Low Byte
; Timer Count Register High Byte
; Timer Count Register Low Byte
; Output Compare Register 2 High Byte
; Output Compare Register 2 Low Byte
******************************************
*
*
*
*
*
*
User–defined RAM
******************************************
SIGN
PRESHI2
PRESHI
EQU
EQU
EQU
EQU
EQU
EQU
EQU
EQU
EQU
EQU
EQU
EQU
EQU
EQU
EQU
EQU
EQU
EQU
EQU
EQU
EQU
EQU
EQU
EQU
EQU
EQU
EQU
EQU
EQU
EQU
EQU
EQU
EQU
EQU
ORG
DB
$54
$55
$56
$57
$58
$59
$5A
$5B
$5C
$5D
$5E
$5F
$60
$61
$75
$62
$63
$64
$65
$66
$67
$68
$69
$6A
$6B
$6C
$6D
$6E
$6F
$70
$71
$72
$73
$74
$300
$FC
$30
$DA
$7A
$36
$6E
$EE
$38
$FE
$7E
$00
$64
$00
$0A
; Acceleration (–) or deceleration (+)
; MSB of accumulated acceleration
PRESLO
; LSB of accumulated acceleration
PTEMPHI
PTEMPLO
ACCHI
; Acceleration High Byte (Temp storage)
; Acceleration Low Byte (Temp storage)
; Temp storage of acc value (High byte)
ACCLO
;
(Low byte)
ADCOUNTER
AVERAGE_H
AVERAGE_M
AVERAGE_L
SHIFT_CNT
AVE_CNT1
AVE_CNT2
TEMPTCNTHI
TEMPTCNTLO
DECHI
; Sampling Counter
; MSB of the accumulated data of low g
; LSB of the accumulated data of low g
; Counter for shifting the accumulated data
; Number of samples in the accumulated data
; Temp storage for Timer count register
; Temp storage for Timer count register
; Decimal digit high byte
DECLO
; Decimal digit low byte
DCOFFSETHI
DCOFFSETLO
MAXACC
TEMPHI
TEMPLO
TEMP1
TEMP2
DIV_LO
DIV_HI
NO_SHIFT
ZERO_ACC
HOLD_CNT
HOLD_DONE
START_TIME
RSHIFT
; DC offset of the output (high byte)
; DC offset of the output (low byte)
; Maximum acceleration
; Temporary location for ACC during delay
; Temporary location for ACC during ISR
; No of sampling (low byte)
; No of sampling (high byte)
; No of right shift to get average value
; Zero acceleration in no of ADC steps
; Hold time counter
; Hold time up flag
; Start of count down flag
; No of shifting required for division
; ROM space 0300 to 3DFE (15,104 bytes)
; Display ”0”
; Display ”1”
; Display ”2”
; Display ”3”
; Display ”4”
; Display ”5”
; Display ”6”
; Display ”7”
; Display ”8”
; Display ”9”
; High byte of hundreds
; Low byte of hundreds
; High byte of tens
DB
DB
DB
DB
DB
DB
DB
DB
DB
DB
DB
DB
HUNDREDHI
HUNDREDLO
TENHI
TENLO
DB
; Low byte of tens
******************************************
*
*
*
*
*
*
Program starts here upon hard reset
******************************************
RESET
CLR
CLR
CLR
LDA
STA
STA
STA
LDA
CLR
CLR
LDA
JSR
CLR
PORTC
PORTB
PORTA
#$FF
$06
$05
$04
TSTATUS
OCMPHI2
OCMPHI1
OCMPLO2
COMPRGT
START_TIME
; Port C = 0
; Port B = 0
; Port A = 0
; Port C as output
; Port B as output
; Port A as output
; Dummy read the timer status register
; so as to clear the OCF
Motorola Sensor Device Data
www.motorola.com/semiconductors
Go to: www.freescale.com
2–71
For More Information On This Product,
MOTOROLA [ MOTOROLA ]
