欢迎访问ic37.com |
会员登录 免费注册
发布采购

PDSP16488AMAGCPR 参数 Datasheet PDF下载

PDSP16488AMAGCPR图片预览
型号: PDSP16488AMAGCPR
PDF下载: 下载PDF文件 查看货源
内容描述: 单芯片的二维卷积器与积分行延迟 [Single Chip 2D Convolver with Integral Line Delays]
分类和应用: 外围集成电路时钟
文件页数/大小: 30 页 / 238 K
品牌: MITEL [ MITEL NETWORKS CORPORATION ]
 浏览型号PDSP16488AMAGCPR的Datasheet PDF文件第10页浏览型号PDSP16488AMAGCPR的Datasheet PDF文件第11页浏览型号PDSP16488AMAGCPR的Datasheet PDF文件第12页浏览型号PDSP16488AMAGCPR的Datasheet PDF文件第13页浏览型号PDSP16488AMAGCPR的Datasheet PDF文件第15页浏览型号PDSP16488AMAGCPR的Datasheet PDF文件第16页浏览型号PDSP16488AMAGCPR的Datasheet PDF文件第17页浏览型号PDSP16488AMAGCPR的Datasheet PDF文件第18页  
PDSP16488A MA  
BIT 0  
BIT 1  
If this bit is set the expansion data input is delayed  
by fourpixelclocksbeforeitisaddedtothepresent  
convolver output. It is used in multiple device  
systems when the partial window width is 8 pixels.  
REGISTER D Bit Allocation  
CODE  
FUNCTION  
BIT  
0
0
X15:0 Not delayed  
When this bit is set the internal sum is shifted to the  
left by 8 places before being added to the expan-  
sion input. It is used when two devices are used,  
each in an 8 bit pixel mode, to fabricate a 16 bit  
pixel mode.  
1
X15:0 Delayed  
0
0
Internal sum not shifted  
Internal sum multiplied by 256  
I/P to line stores not delayed  
I/P to line stores delayed by 4  
I/P to line stores delayed by 8  
I/P to line stores delayed by 12  
Un-signed pixel data input  
2's complement pixel data input  
Add 0 to 7 clock delays to DELOP  
output.  
1
1
1
00  
01  
10  
11  
0
3:2  
3:2  
3:2  
3:2  
4
BITS 3::2 These bits define the delays on both sets of pixel  
inputs before entering the line stores. The delays  
are always identical on both sets.  
BIT 4  
When this bit is set the convolver interprets 8 or 16  
bit pixels as 2's complement signed numbers  
4
1
XXX  
7:5  
BIT 7:5 These bits add 0 to 7 additional clock delays to  
those selected by Register C, bits 3:1.  
ABSOLUTE MAXIMUM RATINGS [See Notes]  
Waveform - measurement level  
Test  
Supply voltage Vcc  
Input voltage VIN  
Output voltage VOUT  
-0.5V to 7.0V  
-0.5V to Vcc + 0.5V  
-0.5V to Vcc + 0.5V  
V H  
Delay from output  
high to output  
high impedance  
0.5V  
Clamp diode current per pin IK (see note 2)  
Static discharge voltage (HMB)  
Storage temperature TS  
Max. junction temperature Military  
Package power dissipation  
18mA  
500V  
-65°C to 150°C  
Delay from output  
low to output  
high impedance  
150°C  
3000mW  
5°C/W  
0.5V  
0.5V  
V L  
Thermal resistances, junction to case øJC  
Delay from output  
high impedance to  
output low  
1.5V  
NOTES ON MAXIMUM RATINGS  
Delay from output  
high impedance to  
output high  
1. Exceeding these ratings may cause permanent damage.  
Functional operation under these conditions is not implied.  
2.Maximumdissipationor1secondshouldnotbeexceeded,  
only one output to be tested at any one time.  
3. Exposure to absolute maximum ratings for extended  
periods may affect device reliablity.  
0.5V  
1.5V  
VH - Voltage reached when output driven high  
VL - Voltage reached when output driven low  
4. Current is defined as negative into the device.  
STATIC ELECTRICAL CHARACTERISTICS  
Operating Conditions (unless otherwise stated)  
Tamb =-55°C to +125°C. Vcc = 5.0v 10%  
NOTE: Signal pins PC0, X15, MASTER, SINGLE, BYPASS and 0V have pull-up resistors in the range 15kto 200k.  
Signal pins PROG and DS require external pull-up resistors in EPROM mode.  
Symbol  
Subgroup  
Units  
Conditions  
Characteristic  
Value  
Typ.  
Max.  
Min.  
VOH  
VOL  
VIH  
VIL  
IIN  
CIN  
IOZ  
ISC  
1,2,3  
1,2,3  
1,2,3  
1,2,3  
1,2,3  
V
V
V
IOH = 4mA  
IOL = -4mA  
Except CLK, RES = 4V  
-
2.4  
-
2.0  
-
Output high voltage  
Output low voltage  
Input high voltage  
Input low voltage  
Input leakage current  
Input capacitance  
Output leakage current  
Output S/C current  
*
*
*
*
*
*
0.4  
-
0.8  
+10  
V
µA  
pF  
µA  
mA  
GND < VIN < VCC.No internal pull up  
-10  
10  
1,2,3  
GND < VOUT < VCC.No internal pull up  
VCC = Max  
+50  
300  
-50  
10  
14