欢迎访问ic37.com |
会员登录 免费注册
发布采购

MT90820AL 参数 Datasheet PDF下载

MT90820AL图片预览
型号: MT90820AL
PDF下载: 下载PDF文件 查看货源
内容描述: CMOS ST- BUS ?系列大型数字交换机( LDX ) [CMOS ST-BUS? FAMILY Large Digital Switch (LDX)]
分类和应用: 电信集成电路
文件页数/大小: 10 页 / 73 K
品牌: MITEL [ MITEL NETWORKS CORPORATION ]
 浏览型号MT90820AL的Datasheet PDF文件第2页浏览型号MT90820AL的Datasheet PDF文件第3页浏览型号MT90820AL的Datasheet PDF文件第4页浏览型号MT90820AL的Datasheet PDF文件第5页浏览型号MT90820AL的Datasheet PDF文件第6页浏览型号MT90820AL的Datasheet PDF文件第7页浏览型号MT90820AL的Datasheet PDF文件第8页浏览型号MT90820AL的Datasheet PDF文件第9页  
®
CMOS ST-BUS™ FAMILY
MT90820
Large Digital Switch (LDX)
Advance Information
Features
2,048 channel non-blocking switch
Maintains frame integrity on concatenated
channels.
Per-channel selection of minimum or constant
throughput delay
Serial streams at 2.048, 4.096 or 8.192Mb/s
Frame offset delay measurement
Programmable frame delay offset
Per-channel three-state control
Per-channel message mode
Control interface compatible to Intel/Motorola
CPUs
Block programming feature for connection
memory
ST-BUS/MVIP and GCI interfaces
Test Port compatible to IEEE-1149.1 standard
ISSUE 1
May 1995
Ordering Information
MT90820AP
MT90820AL
84 Pin PLCC
100 Pin QFP
-40 to +85°C
Description
The Large Digital Switch (LDX) is an advanced
digital switch allowing the users to build up to 2048
channel non-blocking switch. The serial interface can
be at 2, 4 or 8 Mb/s compatible to ST-BUS/MVIP/
HMVIP or GCI standards. The LDX can be
programmed to provide either minimum or constant
throughput delay on all its channels. The device also
features three-state control and message mode on
per-channel basis.
To manage the problem of line delays, each input
stream can have an individually programmed input
frame offset delay. The offset delay can be calibrated
with a dedicated frame measurement facility inside
the device.
Applications
Medium and large switching platforms
C.O. switches
CTI application
Voice/data multiplexer
Digital cross connects
ST-BUS/HMVIP interface functions
V
DD
V
SS
TMS
TDI
TDO
TCK TRSTB TEST RESETB
ODE
Test Port
STi0
STi1
STi2
STi3
STi4
STi5
STi6
STi7
STi8
STi9
STi10
STi11
STi12
STi13
STi14
STi15
Output
MUX
STo0
STo1
STo2
STo3
STo4
STo5
STo6
STo7
STo8
STo9
STo10
STo11
STo12
STo13
STo14
STo15
Serial
to
Parallel
Converter
Multiple Buffer
Data Memory
Parallel
to
Serial
Converter
Internal
Registers
Connection
Memory
Timing
Unit
Microprocessor Interface
CLK FRM FE/ HMVIP
HCLK
AS/ IM DS CS R/W
ALE
RD
WR
A7-A0 DTA D15-D8/ CSTo
AD7-AD0
Figure 1 - Functional Block Diagram
2-179