欢迎访问ic37.com |
会员登录 免费注册
发布采购

MT9075BP 参数 Datasheet PDF下载

MT9075BP图片预览
型号: MT9075BP
PDF下载: 下载PDF文件 查看货源
内容描述: E1单芯片收发器 [E1 Single Chip Transceiver]
分类和应用: PC
文件页数/大小: 82 页 / 275 K
品牌: MITEL [ MITEL NETWORKS CORPORATION ]
 浏览型号MT9075BP的Datasheet PDF文件第31页浏览型号MT9075BP的Datasheet PDF文件第32页浏览型号MT9075BP的Datasheet PDF文件第33页浏览型号MT9075BP的Datasheet PDF文件第34页浏览型号MT9075BP的Datasheet PDF文件第36页浏览型号MT9075BP的Datasheet PDF文件第37页浏览型号MT9075BP的Datasheet PDF文件第38页浏览型号MT9075BP的Datasheet PDF文件第39页  
Preliminary Information  
MT9075B  
Bit  
Name  
Functional Description  
Bit  
Name  
Functional Description  
CNTCLR  
(0)  
2
Counter Clear. If one, all status  
counters are cleared and held low.  
Zero for normal operation.  
7
SYNI  
(0)  
Synchronization Interrupt. When  
unmasked (SYNI = 0) an interrupt is  
initiated when a loss of basic frame  
synchronization condition exists.  
Interrupt vector = 10000000.  
1
MSN  
(0)  
Most  
Nibble. If one, the CSTo and CSTi  
channel associated signalling  
Significant  
Signalling  
6
5
4
3
2
1
RAII  
(0)  
Remote  
Alarm  
Indication  
Interrupt. When unmasked (RAII  
= 0) a received RAI will initiate an  
nibbles will be valid in the most  
significant portion of each ST-BUS  
time slot. If zero, the CSTo and  
CSTi channel associated signalling  
nibbles will be valid in the least  
significant portion of each ST-BUS  
time slot.  
interrupt.  
Interrupt  
vector  
=
01000000.  
AISI  
(0)  
Alarm Indication Signal Interrupt.  
When unmasked (AISI = 0) a  
received AIS will initiate an  
interrupt.  
Interrupt  
vector  
=
64KCCS  
(0)  
0
64 Kbits/s Common Channel  
Signalling. If one, common channel  
signalling information is sourced  
from CSTi, and common channel  
signalling information is clocked out  
of CSTo. The transmit clock is an  
internal clock. This 64 KHz clock is  
divided down from C4b and is  
synchronous with the STBUS  
channel boundaries. The rising  
edges of the clock occur between  
channels 1 and 2; 5 and 6; 9 and  
10; 13 and 14; 17 and 18; 21 and  
22; 25 and 26; 29 and 30. The  
receive clock is synchronous with  
the same channel times, but derived  
from the extracted clock timebase.  
The CCS receive clock is driven out  
on Rx64KCK (pin 47 in PLCC, 35 in  
MQFP) when this bit is set. If zero  
CSTi and CSTo have 2.048 mb/s bit  
rates and operate as per Tables 66  
to 71.  
01000000.  
AIS16I Channel 16 Alarm Indication  
Signal Interrupt. When unmasked  
(AIS16I = 0), a received AIS16 will  
initiate an interrupt. Interrupt vector  
= 01000000.  
(0)  
LOSI  
(0)  
Loss of Signal Interrupt. When  
unmasked (LOSI = 0) an interrupt is  
initiated when a loss of signal  
condition exists. Interrupt vector =  
01000000.  
FERI  
(0)  
Frame Error Interrupt. When  
unmasked (FERI = 0), an interrupt  
is initiated when an error in the  
frame alignment signal occurs.  
Interrupt vector = 00100000.  
BPVO Bipolar  
Violation  
Interrupt.  
Counter  
Overflow  
When  
(0)  
unmasked (BPVO = 0), an interrupt  
is initiated when the bipolar violation  
error counter changes form FFFFH  
to 0H. Interrupt vector = 00010000.  
Table 21 - Interrupt, Signalling and BERT  
Control Word (Page 01H, Address 1AH)  
0
SLPI  
(0)  
SLIP Interrupt. When unmasked  
(SLPI = 0), an interrupt is initiated  
when a controlled frame slip occurs.  
Interrupt vector = 00000100.  
Table 22 - Interrupt Mask Word Zero  
(Page 01H, Address 1BH)  
35  
 复制成功!