欢迎访问ic37.com |
会员登录 免费注册
发布采购

MT8950 参数 Datasheet PDF下载

MT8950图片预览
型号: MT8950
PDF下载: 下载PDF文件 查看货源
内容描述: ISO- CMOS ST- BUS⑩系列数据编解码器 [ISO-CMOS ST-BUS⑩ FAMILY Data Codec]
分类和应用: 解码器编解码器
文件页数/大小: 16 页 / 226 K
品牌: MITEL [ MITEL NETWORKS CORPORATION ]
 浏览型号MT8950的Datasheet PDF文件第1页浏览型号MT8950的Datasheet PDF文件第3页浏览型号MT8950的Datasheet PDF文件第4页浏览型号MT8950的Datasheet PDF文件第5页浏览型号MT8950的Datasheet PDF文件第6页浏览型号MT8950的Datasheet PDF文件第7页浏览型号MT8950的Datasheet PDF文件第8页浏览型号MT8950的Datasheet PDF文件第9页  
MT8950 ISO-CMOS  
24  
23  
22  
21  
20  
19  
18  
17  
16  
15  
14  
13  
1
2
3
4
5
6
7
8
9
10  
11  
12  
VDD  
NC  
PRST  
NC  
CSTi  
DSTi  
C2i  
DSTo  
F1i  
NC  
DR1  
DR2  
DA  
SPo  
SPi  
CA  
DF  
RxE  
DX1  
DX2  
NRZo  
VSS  
DP  
SCLK  
Figure 2 - Pin Connections  
Pin Description  
Pin #  
Name  
Description  
1
CSTi  
Control ST-BUS In (TTL Input) - This ST-BUS interface pin accepts a serial input  
stream which loads the Control Register. The mode of operation of the  
device, the bits in the Violation word, and, the resetting of Data Activity (DA) and  
Scan Point output (SPo) are controlled by this register. The contents of the register  
are updated once every ST-BUS frame when the interface is enabled.  
2
DSTi  
Data ST-BUS In (TTL Input) - Accepts the 8 bits of TEM Data when the ST-BUS  
interface is enabled.  
3
4
C2i  
2.048 MHz Clock (TTL Input) - This is the input for the 2.048 MHz clock.  
DSTo  
ST-BUS Output (Three-State Output) - This is the 2.048 Mbps serial output for  
theTEM encoded word. It is enabled when both F1i and CA are low.  
5
F1i  
Framing Type 1 Input (TTL Input) - This active low input, in conjunction with CA,  
enables the ST-BUS interface (DSTi, DSTo and CSTi). It is internally sampled on  
every positive edge of the C2i clock and provides frame synchronization.  
6
7
CA  
DF  
Control Address (TTL Input) - This active low input (in conjunction with F1i)  
enables the ST-BUS interface.  
Data Format Select (CMOS Input) - When HIGH, the Data Codec accepts and  
delivers the data in unipolar Return to Zero (RZ) format. When LOW, the data  
format is unipolar NRZ.  
8
RxE  
Received Energy Signal (Schmitt Input) - When RxE goes LOW it establishes the  
polarity of the input pins D 1 and D 2 in the RZ mode. The input which received the  
X
X
last pulse before RxE goes LOW is established as the unipolar MARK input. RxE  
also enables the operation of DA and SPo outputs the loopback modes (Modes 4, 5  
and 6) of the codec, RxE is forced to the LOW state internally independent of the pin  
condition. RxE should be exerted LOW for the duration of a data call.  
9
D 1  
Data Transmit 1 (Schmitt Input) - If DF= LOW, accepts data in the NRZ format.  
(HIGH = MARK, LOW = SPACE).  
X
If DF=HIGH, accepts active low unipolar pulses representing the digital data in the  
RZ format. MARK or SPACE polarity is established by the RxE input.  
6-4  
 复制成功!