欢迎访问ic37.com |
会员登录 免费注册
发布采购

MT8950 参数 Datasheet PDF下载

MT8950图片预览
型号: MT8950
PDF下载: 下载PDF文件 查看货源
内容描述: ISO- CMOS ST- BUS⑩系列数据编解码器 [ISO-CMOS ST-BUS⑩ FAMILY Data Codec]
分类和应用: 解码器编解码器
文件页数/大小: 16 页 / 226 K
品牌: MITEL [ MITEL NETWORKS CORPORATION ]
 浏览型号MT8950的Datasheet PDF文件第5页浏览型号MT8950的Datasheet PDF文件第6页浏览型号MT8950的Datasheet PDF文件第7页浏览型号MT8950的Datasheet PDF文件第8页浏览型号MT8950的Datasheet PDF文件第10页浏览型号MT8950的Datasheet PDF文件第11页浏览型号MT8950的Datasheet PDF文件第12页浏览型号MT8950的Datasheet PDF文件第13页  
ISO-CMOS
for transmission out on the ST-BUS output pin
(DSTo). The NRZ/RZ inputs (Pins 9 and 10) are
functionally disconnected from the input circuitry.
The outputs (pins 18 and 19) are in a non-active
state, i.e., D
R
1 is steady LOW and D
R
2 is steady
HIGH.
Mode 5: Data Loopback - Local Violation Word.
This mode can be used for testing the operation of
the chip in the local carrier mode. The Violation word
is generated as in the local carrier mode. However,
the modulated signal is not output on D
R
2. It is
rerouted to the NRZ/RZ input circuit, encoded into
the TEM format and output on DSTo.
Mode 6: Normal Mode - Drive Point Activated.
The drive point output (Pin 14) is set HIGH in this
mode. The codec operation is normal in every other
respect. This drive point can be used to control
external circuitry. It is reset when the mode of
operation is changed.
Mode 7: Idle.
In the idle mode D
R
1 and D
R
2 outputs
are in a non-active state, i.e., D
R
1 is steady LOW
and D
R
2 is steady HIGH. The encoder stage and the
input circuitry operates normally.
Device Monitoring Features
There are two output pins which can be used to
monitor the codec.
MT8950
1.
Data Activity (DA):
This output goes from high
to low when a SPACE signal, indicating the
beginning of data activity, is received by the NRZ/
RZ input circuitry. The level on this pin is reset by
setting bit 1 of the Control Register to logic “1”.
2.
Scan Point output (SPo):
This output is set
LOW whenever SPi input undergoes a low to high
transition. It is reset by a logic “1” in bit 0 of the
Control Register. The SPi input is generally used
in conjunction with pin 11 to detect a long SPACE
condition in the data. The external circuitry
required to utilize this feature is illustrated in
Figure 7. Note that Pin 11 (NRZo) is an open
drain output. The NRZ/RZ data input to the
codec is converted to the NRZ format and output
on this pin. The RC time constant for the circuit
shown in Figure 7 can be set to detect SPACE
conditions of varying time durations. The length
of the long SPACE detected is given by
T
SP
=0.7RC
Where T
SP
is the duration of the SPACE in
milliseconds.
A long SPACE of 150ms is
generated when the BREAK key on a data
terminal is depressed. To detect this signal, a
value of R equal to 210 kΩ and C equal to 1.0µF
can be used.
CRB = Control Register Bit
SYNCH
b0
b1
CRB2
b2 b3
b4
CRB3
b5
CRB4
b6
SYNCH
b0
b1
CRB2
b2 b3
b4
CRB3
b5
CRB4
b6
35
µs
Nominal
D
R
2
Output
(RZ
Mode)
SYNCH
6.7 ± 0.83 msec
b0
1.67
msec
b1
0=1.67 msec
1=3.33 msec
CRB2
b2
1.67
msec
b3
1.67
msec
b4
0=1.67 msec
1=3.33 msec
CRB3
b5
0=1.67 msec
1=3.33 msec
CRB4
b6
SYNCH
1.67
msec
D
R
2
Output
(NRZ
Mode)
Note: The polarity of this output can be inverted - depending on the state of the last transition.
Figure 6 - Violation Word Timing in the Local Carrier Mode for a 600Hz input to SCLK
6-11