欢迎访问ic37.com |
会员登录 免费注册
发布采购

MT88E39 参数 Datasheet PDF下载

MT88E39图片预览
型号: MT88E39
PDF下载: 下载PDF文件 查看货源
内容描述: CMOS主叫号码识别电路( CNIC1.1 ) [CMOS Calling Number Identification Circuit(CNIC1.1)]
分类和应用:
文件页数/大小: 14 页 / 101 K
品牌: MITEL [ MITEL NETWORKS CORPORATION ]
 浏览型号MT88E39的Datasheet PDF文件第6页浏览型号MT88E39的Datasheet PDF文件第7页浏览型号MT88E39的Datasheet PDF文件第8页浏览型号MT88E39的Datasheet PDF文件第9页浏览型号MT88E39的Datasheet PDF文件第11页浏览型号MT88E39的Datasheet PDF文件第12页浏览型号MT88E39的Datasheet PDF文件第13页浏览型号MT88E39的Datasheet PDF文件第14页  
MT88E39  
Advance Information  
AC Electrical Characteristics- Timing  
Characteristics  
Power-up time  
Sym  
tPU  
tPD  
tIAL  
tIAH  
Min  
Typ  
Max  
Units  
Notes*  
1
2
3
4
5
50  
1000  
25  
ms  
µs  
PWDN  
OSC1  
Power-down time  
100  
1
Input FSK to CD low delay  
Input FSK to CD high delay  
Hysteresis  
ms  
ms  
ms  
CD  
10  
10  
† AC Electrical Characteristics are over recommended operating conditions unless otherwise stated.  
Typical figures are at 25°C and are for design aid only, not guaranteed and not subject to production testing.  
Notes*:  
1. The device will stop functioning within this time, but more time may be required to reach I  
.
DDQ  
AC Electrical Characteristics- 3-Wire FSK Interface Timing (Mode 0)  
Characteristics  
Sym  
Min  
Typ  
Max  
Units  
Notes*  
DATA  
1
2
Rate  
1188  
1200  
1
1212  
5
bps  
ms  
ns  
1, 6  
Input FSK to DATA delay  
Rise time  
tIDD  
tR  
3
200  
200  
3
3
4
Fall time  
tF  
ns  
DATA  
DCLK  
5
DATA to DCLK delay  
DCLK to DATA delay  
Frequency  
tDCD  
tCDD  
6
6
416  
416  
µs  
µs  
Hz  
µs  
µs  
µs  
1, 2, 5, 6  
6
1, 2, 5, 6  
7
1200.4 1202.8 1205.2  
2
2
2
2
DCLK  
8
High time  
tCH  
tCL  
415  
415  
415  
416  
416  
416  
417  
417  
417  
9
Low time  
DCLK  
DR  
10  
DCLK to DR delay  
tCRD  
11  
12  
13  
Rise time  
Fall time  
Low time  
tRR  
tFF  
tRL  
10  
µs  
ns  
µs  
4
4
2
DR  
200  
417  
415  
416  
† AC Electrical Characteristics are over recommended operating conditions unless otherwise stated.  
Typical figures are at 25°C and are for design aid only, not guaranteed and not subject to production testing.  
Notes*:  
1. FSK input data at 1200 ±12 baud.  
2. OSC1 at 3.579545 MHz ±0.2%.  
3. 10k to V , 50pF to V  
SS  
DD  
SS.  
SS  
4. 10k to V , 50pF to V  
.
5. Function of signal condition.  
6. For a repeating mark space sequence, the data stream will typically have equal 1 and 0 bit durations.  
AC Electrical Characteristics- 3-Wire FSK Interface Timing (Mode 1)  
Characteristics  
Frequency  
Sym  
Min  
Typ  
Max  
Units  
Notes*  
1
2
3
4
5
fDCLK1  
1
MHz See Fig. 12  
DCLK  
Duty Cycle  
30  
70  
%
Rise Time  
100  
ns  
DCLK low setup time to DR  
DCLK low hold time to DR  
tDDS  
tDDH  
500  
500  
ns  
ns  
See Fig. 12  
See Fig. 12  
DCLK  
DR  
† AC Electrical Characteristics are over recommended operating conditions unless otherwise stated.  
Typical figures are at 25°C and are for design aid only, not guaranteed and not subject to production testing.  
5-10