Digital Step Attenuator
DAT-31R5-PP+
Pin Description
Pin Configuration (Top View)
Pin
Number
Function
Description
C16
RF in
N/C
1
2
Control for Attenuation bit, 16dB (Note 3)
RF in port (Note 1)
1
2
3
4
5
15
14
13
12
11
C16
RFin
N/C
GND
LE
C8
3
Not connected (Note 4)
Ground connection
RFout
GND
GND
GND
2x2mm
Paddle
ground
GND
LE
4
5
Latch Enable Input (Note 2)
Power Supply
VDD
6
PUP1
PUP2
VDD
7
Power-up selection
8
Power-up selection
9
Power Supply
GND
GND
GND
GND
RF out
C8
10
11
12
13
14
15
16
17
18
19
20
Paddle
Ground connection
Ground connection
Ground connection
Ground connection
RF out port (Note 1)
Control for attenuation bit, 8 dB
Control for attenuation bit, 4 dB
Control for attenuation bit, 2 dB
Ground Connection
C4
C2
GND
C1
Control for attenuation bit, 1 dB
Control for attenuation bit, 0.5 dB
Paddle ground (Note 5)
C0.5
GND
Notes:
1. Both RF ports must be held at 0VDC or DC blocked with an external series capacitor.
2. Latch Enable (LE) has an internal 100KΩ resistor to VDD
.
3. Place a 10KΩ resistor in series, as close to pin as possible to avoid freq. resonance.
4. Place a shunt 10KΩ resistor to GND
5. The exposed solder pad on the bottom of the package (See Pin configuration) must
be grounded for proper device operation.
ꢂꢃꢄꢅ
ꢀ
ꢀꢁꢁ
ꢊꢋꢁꢂꢁꢆꢁꢅꢆꢇꢁꢈꢉꢌꢆꢍꢋ
ꢀꢁꢂꢁꢃꢄꢁꢅꢆꢇꢁꢈꢉ
ꢀꢁꢂꢃꢄꢅꢅꢆꢃꢃꢀꢁꢂꢃꢆꢇꢅꢅꢆ ꢀꢁꢂꢃꢄꢅꢄꢁꢆ
ꢀꢁꢂꢁꢃꢄ'.ꢃꢅꢆꢇꢈꢉꢉꢊꢃꢄ)''#$/&ꢊꢃꢋꢌ-ꢃꢍ')#ꢃꢈꢈꢎꢅꢆꢏꢇꢇꢇꢅꢃꢐꢑꢈꢒꢓꢃꢔꢅꢕꢏꢕꢆꢇꢇꢃꢃꢖꢗ.ꢃꢐꢑꢈꢒꢓꢃꢅꢅꢎꢏꢕꢉꢉꢈꢃꢖ')ꢃꢘꢌ+ꢗ"$ꢌꢘꢃ(ꢌ)ꢙ')%ꢗ&ꢚꢌꢃ*(ꢌꢚ*ꢃꢛꢃ*!'(("& ꢃ'&$"&ꢌꢃ*ꢌꢌꢃꢜ"&"ꢏꢝ")ꢚ,"+*ꢃ-ꢌꢞꢃ*"+ꢌ
ꢀꢁꢂꢃꢄꢂꢅꢆꢇꢈꢃꢉꢈꢇꢆꢈꢂꢂꢊꢅꢃꢋꢂꢌꢊꢍꢁꢃꢉꢈꢇꢆꢈꢂꢃꢃꢀꢁꢂꢃꢄꢅꢆꢇꢈꢉꢊꢋꢌꢉꢍꢈꢎꢏꢐꢏꢈꢑꢒꢇꢐꢏꢒꢐꢓꢔꢈꢕꢁꢂꢖꢈꢗꢑꢘꢑꢙꢊꢑꢚꢊꢌꢑꢋꢛ ꢉꢐꢜꢃ ꢎꢏꢆꢈꢆꢍꢆꢊꢍꢐꢆꢑꢅꢎꢍꢒꢏ
ꢓꢔꢕꢖꢔꢃꢗꢖꢘꢓꢙꢚꢛꢜꢉꢃꢘꢙꢗꢝꢙꢞꢉꢞꢀꢋ
Page 3 of 12