欢迎访问ic37.com |
会员登录 免费注册
发布采购

5962-9461202HMX 参数 Datasheet PDF下载

5962-9461202HMX图片预览
型号: 5962-9461202HMX
PDF下载: 下载PDF文件 查看货源
内容描述: [Flash Module, 512KX32, 120ns, CQFP68, QFP-68]
分类和应用: LORA内存集成电路
文件页数/大小: 24 页 / 278 K
品牌: MICROSS [ MICROSS COMPONENTS ]
 浏览型号5962-9461202HMX的Datasheet PDF文件第2页浏览型号5962-9461202HMX的Datasheet PDF文件第3页浏览型号5962-9461202HMX的Datasheet PDF文件第4页浏览型号5962-9461202HMX的Datasheet PDF文件第5页浏览型号5962-9461202HMX的Datasheet PDF文件第6页浏览型号5962-9461202HMX的Datasheet PDF文件第7页浏览型号5962-9461202HMX的Datasheet PDF文件第8页浏览型号5962-9461202HMX的Datasheet PDF文件第9页  
FLASH
AS8F512K32
512K x 32 FLASH
FLASH MEMORY ARRAY
AVAILABLE AS MILITARY
SPECIFICATIONS
SMD 5962-94612
MIL-STD-883
Fast Access Times: 70, 90, 120 and 150ns
Operation with single 5V (±10%)
Theta JC= 1.00°
C
/w
User configurable as 512Kx32, 1Mx16, or 2Mx8
Eight Equal Sectors of 64K Bytes for each 512Kx8
Compatible with JEDEC EEPROM command set
Any Combination of Sectors can be Erased
Supports Full Chip Erase
Embedded Erase and Program Algorithms
TTL Compatible Inputs and CMOS Outputs
Built in decoupling caps for low noise operation
Suspend Erase/Resume Function
Individual Byte Read/ Write Control
20 years data retention
1,000,000 Program/Erase Cycles per sector minimum
PIN ASSIGNMENT
(Top View)
68 Lead CQFP (Q & Q1)
FEATURES
66 Lead PGA (P)
OPTIONS
Timing
70ns
90ns
120ns
150ns
Package
Ceramic Quad Flat pack
Ceramic Quad Flatpack
Pin Grid Array
MARKINGS
-70
-90
-120
-150
Q
Q1
P
No. 702
No. 904
GENERAL DESCRIPTION
The AS8F512K32 is a 16 Megabit CMOS FLASH Memory
Module organized as 512Kx32 bits. The AS8F512K32 achieves
high speed access (70 to 150 ns), low power consumption and high
reliability by employing advanced CMOS memory technology.
An on-chip state machine controls the program and erase func-
tions. The embedded byte-program and sector/chip erase functions
are fully automatic. Data-protection of any sector combination is
accomplished using a hardware sector-protection feature.
The
Erase/Resume function
allows the sector erase operation to
read data from, or program to a non-erasing sector, then resume the
erase operation.
Device operations are selected by using standard commands into
the command register using standard microprocessor write timings.
The command register acts as an input to an internal state machine
that interprets the commands, controls the erase and programming
operations, outputs the status of the device, and outputs data stored
in the device. On initial power-up operation, the device defaults to
the read mode.
AS8F512K32
Rev. 5.4 08/10
For more products and information
please visit our web site at
www.micross.com
Micross Components reserves the right to change products or specifications without notice.
1