DATA SHEET
VSP 94x2A
1.1. Features
– Scan-rate-conversion
• Simple interlaced modes (100/120 Hz): AABB,
AAAA, BBBB (9402A/9412A only)
– Integrated video matrix switch
• Up to seven CVBS inputs, up to two Y/C inputs,
• No scan-rate-conversion modes (50/60 Hz): AB,
AA, BB (9432A/9442A only)
• Three CVBS outputs (Y/C inputs signals are com-
bined to CVBS output format)
– Flexible output sync controller
• 9 bit amplitude resolution for CVBS, Y/C A/D con-
verter
• Flexible positioning of the output signal
• Flexible programming of the output sync raster
• ‘Blank signal’ generation
• AGC (Automatic Gain Control)
– Multi-standard color decoder
• PAL/NTSC/SECAM including all substandards
• Automatic recognition of chroma standard
• Only one crystal necessary for all standards
– Signal manipulations
• Still field
• Insertion of colored background
• Windowing
– RGB-FBL or YUV-H-V input
• Vertical chrominance shift for improved VCR pic-
ture quality
• 8 bit amplitude resolution for RGB or YUV
• 8 bit amplitude resolution for FBL or H
– Sharpness improvement
– ITU656 support (version dependent, refer to next
chapter)
• Digital color transition improvement (DCTI)
• Peaking (luminance)
• ITU656 input/output
• DS656 output (double-scan ‘656-like’ output)
– Three D/A converters
• 9 bit amplitude resolution for Y, -(R-Y), -(B-Y) out-
put
– Letterbox detection
– Noise reduction
• 72 MHz clock frequency
• Temporal noise reduction
• Two-fold oversampling for anti-imaging
• Simplification of external analog postfiltering
• Field-based temporal noise reduction for lumi-
nance and chrominance
– 1920 active pixel/per line in default configuration
• Different motion detectors for luminance and
chrominance or identical
2
– I C-bus control (400 kHz)
2
• Flexible programming of the temporal noise
reduction parameters
• Selectable I C address
– 1.8 V ±5% and 3.3 V ±5% supply voltages
• Automatic measurement of the noise level
– PMQFP80-1 package
– Horizontal scaling of the 1f signal
H
• Split-screen possible with additional PiP or Text
processor
– Flexible digital horizontal scaling of the 2f signal
H
• Scaling factors: 3, ..., 0.75 including 16:9 compat-
ibility
• 5 zone panorama generator
– Embedded memory
• On-chip memory controller
• Embedded DRAM core for field memory
• SRAM for PAL/SECAM delay line
– Data format 4:2:2
– Flexible clock and synchronization concept
• Horizontal line-locked or free-running mode
• Vertical locked or free-running mode
Micronas
Aug. 16, 2004; 6251-552-1DS
5
MICRONAS [ MICRONAS ]
