TPU 3035, TPU 3040
PRELIMINARY DATA SHEET
029F H
Write
ACQ STANDARD
Bit
7
Reset
0
Function
1 = CAPTION enable in field 2
0 = CAPTION disable in field 2
6
5
0
0
0
1 = CAPTION enable in field 1
0 = CAPTION disable in field 1
1 = VPS enable
0 = VPS disable
7 to 5
VPS and CAPTION cannot be used at the same time, therefore these combinations are used to enable
WSS reception on a PAL+ signal
0 =
1 = VPS
2 = CAPTION field 1
3 = WSS & VPS
4 = CAPTION field 2
5 = WSS & VPS
6 = CAPTION field 1&2
7 = WSS
4
1
1
0
0
0
0
1 = TTX enable
0 = TTX disable
3
1 = MAC VBI channel A
0 = MAC VBI channel B
2
1
1 = MAC packet acquisition enable
0 = MAC VBI acquisition enable
1 = NTSC mode
0 = PAL mode
0
1 = MAC mode
0 = composite video mode
1 to 0
MAC and NTSC cannot be used at the same time, therefore this combination is used to enable full VBI data
reception in Caption mode
02A0 H
Write
ACQ ANALOG MODE
Bit
7
Reset
0
Function
1 = full N clamping
0 = half N clamping
(*150 µA)
(* 75 µA)
6
5
1
0
1 = N clamping disable
0 = N clamping enable
(*150 µA if data < sync slicer level)
(+225 µA if data = 0, *6 µA static)
1 = clamping disable
0 = clamping enable
4 to 0
10 H
5 bit analog gain of AGC
31 = 12dB
16 = 6dB
00 = 0dB
02A3 H
Write
Reset
0
ACQ VIDEO INPUT
Bit
0
Function
1 = video input 2
0 = video input 1
(pin 44)
(pin 42)
02A4 H
Read
ACQ HSYNC COUNTER
Bit
Reset
0
Function
7 to 0
number of detected horizontal sync pulses per frame divided by 4
sync pulse is detected if within horizontal window of HPLL
counter is latched with vertical sync, the register can be read at any time
62
MICRONAS INTERMETALL