欢迎访问ic37.com |
会员登录 免费注册
发布采购

MSP4458 参数 Datasheet PDF下载

MSP4458图片预览
型号: MSP4458
PDF下载: 下载PDF文件 查看货源
内容描述: 多标准音频处理器 [Multistandard Sound Processor]
分类和应用:
文件页数/大小: 85 页 / 653 K
品牌: MICRONAS [ MICRONAS ]
 浏览型号MSP4458的Datasheet PDF文件第21页浏览型号MSP4458的Datasheet PDF文件第22页浏览型号MSP4458的Datasheet PDF文件第23页浏览型号MSP4458的Datasheet PDF文件第24页浏览型号MSP4458的Datasheet PDF文件第26页浏览型号MSP4458的Datasheet PDF文件第27页浏览型号MSP4458的Datasheet PDF文件第28页浏览型号MSP4458的Datasheet PDF文件第29页  
PRELIMINARY DATA SHEET  
MSP 44x8G  
3.3.2.4. Read Registers on I2C Subaddress 11hex  
Table 3–10: Read Registers on I2C Subaddress 11hex  
Register  
Address  
Function  
Name  
STANDARD RESULT  
00 7Ehex  
STANDARD RESULT Register  
STANDARD_RES  
Readback of the detected TV Sound or FM-Radio Standard  
bit[15:0] 00 00hex Automatic Standard Detection could not find  
a sound standard  
00 02hex MSP Standard Codes (see Table 3–8)  
...  
00 40hex  
>07 FFhex Automatic Standard Detection still active  
STATUS  
02 00hex  
STATUS Register  
STATUS  
Contains all user relevant internal information about the status of the MSP  
bit[15:10]  
bit[8]  
undefined  
0/1  
0/1  
“1” indicates bilingual sound mode or SAP present  
bit[7]  
“1” indicates independent mono sound  
(only for NICAM on MSP 4418G and MSP 4458G)  
bit[6]  
0/1  
mono/stereo indication  
bit[5,9]  
00  
01  
10  
analog sound standard (FM or AM) active  
this pattern will not occur  
digital sound (NICAM) available (MSP 4418G and  
MSP 4458G only)  
11  
bad reception condition of digital sound (NICAM) due to:  
a. high error rate  
b. unimplemented sound code  
c. data transmission only  
bit[4]  
bit[3]  
bit[2]  
0/1  
0/1  
low/high level of digital I/O pin D_CTR_I/O_1  
low/high level of digital I/O pin D_CTR_I/O_0  
0
1
detected secondary carrier (2nd A2 or SAP carrier)  
no secondary carrier detected  
bit[1]  
bit[0]  
0
1
detected primary carrier (Mono or MPX carrier)  
no primary carrier detected  
undefined  
If STATUS change indication is activated by means of MODUS[1]: Each  
change in the STATUS register sets the digital I/O pin D_CTR_I/O_1 to high  
level. Reading the STATUS register resets D_CTR_I/O_1.  
Micronas  
25  
 复制成功!