欢迎访问ic37.com |
会员登录 免费注册
发布采购

MSP3401G 参数 Datasheet PDF下载

MSP3401G图片预览
型号: MSP3401G
PDF下载: 下载PDF文件 查看货源
内容描述: 多标准音频处理器系列与虚拟杜比环绕声 [Multistandard Sound Processor Family with Virtual Dolby Surround]
分类和应用:
文件页数/大小: 104 页 / 855 K
品牌: MICRONAS [ MICRONAS ]
 浏览型号MSP3401G的Datasheet PDF文件第49页浏览型号MSP3401G的Datasheet PDF文件第50页浏览型号MSP3401G的Datasheet PDF文件第51页浏览型号MSP3401G的Datasheet PDF文件第52页浏览型号MSP3401G的Datasheet PDF文件第54页浏览型号MSP3401G的Datasheet PDF文件第55页浏览型号MSP3401G的Datasheet PDF文件第56页浏览型号MSP3401G的Datasheet PDF文件第57页  
PRELIMINARY DATA SHEET  
MSP 34x1G  
4.3. Pin Descriptions  
Pin numbers refer to the 80-pin PQFP package.  
Pin 1, NC Pin not connected.  
Pins 22, 23, NC Pins not connected.  
Pins 24, 25, DACA_R/L Headphone Outputs  
(Fig. 421)  
Output of the headphone signal. A 1-nF capacitor to  
AHVSS must be connected to these pins. The DC off-  
set on these pins depends on the selected headphone  
volume.  
Pin 2, I2C_CL I2C Clock Input/Output (Fig. 418)  
Via this pin, the I2C-bus clock signal has to be sup-  
plied. The signal can be pulled down by the MSP in  
case of wait conditions.  
Pin 3, I2C_DA I2C Data Input/Output (Fig. 418)  
Via this pin, the I2C-bus data is written to or read from  
the MSP.  
Pin 26, VREF2 Reference Ground 2  
Reference analog ground. This pin must be connected  
separately to ground (AHVSS). VREF2 serves as a  
clean ground and should be used as the reference for  
analog connections to the loudspeaker and head-  
phone outputs.  
Pin 4, I2S_CL I2S Clock Input/Output (Fig. 419)  
Clock line for the I2S bus. In master mode, this line is  
driven by the MSP; in slave mode, an external I2S  
clock has to be supplied.  
Pins 27, 28, DACM_R/L Loudspeaker Outputs  
(Fig. 421)  
Output of the loudspeaker signal. A 1-nF capacitor to  
AHVSS must be connected to these pins. The DC off-  
set on these pins depends on the selected loud-  
speaker volume.  
Pin 5, I2S_WS I2S Word Strobe Input/Output  
(Fig. 419)  
Word strobe line for the I2S bus. In master mode, this  
line is driven by the MSP; in slave mode, an external  
I2S word strobe has to be supplied.  
Pin 29, NC Pin not connected.  
Pin 6, I2S_DA_OUT I2S Data Output (Fig. 423)  
Output of digital serial sound data of the MSP on the  
I2S bus.  
Pin 30, DACM_SUB Subwoofer Output (Fig. 421)  
Output of the subwoofer signal. A 1-nF capacitor to  
AHVSS must be connected to this pin. Due to the low  
frequency content of the subwoofer output, the value  
of the capacitor may be increased for better suppres-  
sion of high-frequency noise. The DC offset on this pin  
depends on the selected loudspeaker volume.  
Pin 7, I2S_DA_IN1 I2S Data Input 1 (Fig. 415)  
First input of digital serial sound data to the MSP via  
the I2S bus.  
Pin 8, ADR_DA ADR Bus Data Output (Fig. 423)  
Output of digital serial data to the DRP 3510A via the  
ADR bus.  
Pins 31, 32 NC Pin not connected.  
Pins 33, 34, SC2_OUT_R/L SCART2 Outputs  
(Fig. 422)  
Output of the SCART2 signal. Connections to these  
pins must use a 100-series resistor and are intended  
to be AC-coupled.  
Pin 9, ADR_WS ADR Bus Word Strobe Output  
(Fig. 423)  
Word strobe output for the ADR bus.  
Pin 10, ADR_CL ADR Bus Clock Output (Fig. 423)  
Clock line for the ADR bus.  
Pin 35, VREF1 Reference Ground 1  
Reference analog ground. This pin must be connected  
separately to ground (AHVSS). VREF1 serves as a  
clean ground and should be used as the reference for  
analog connections to the SCART outputs.  
Pins 11, 12, 13, DVSUP* Digital Supply Voltage  
Power supply for the digital circuitry of the MSP. Must  
be connected to a +5 V power supply.  
Pins 14, 15, 16, DVSS* Digital Ground  
Ground connection for the digital circuitry of the MSP.  
Pins 36, 37, SC1_OUT_R/L SCART1 Outputs  
(Fig. 422)  
Output of the SCART1 signal. Connections to these  
pins must use a 100-series resistor and are intended  
to be AC-coupled.  
Pin 17, I2S_DA_IN2 I2S Data Input 2 (Fig. 415)  
Second input of digital serial sound data to the MSP  
via the I2S bus.  
Pins 18, 19, 20, NC Pins not connected.  
Pin 21, RESETQ Reset Input (Fig. 411)  
In the steady state, high level is required. A low level  
resets the MSP 34x1G.  
Micronas  
53