欢迎访问ic37.com |
会员登录 免费注册
发布采购

MSP3420G 参数 Datasheet PDF下载

MSP3420G图片预览
型号: MSP3420G
PDF下载: 下载PDF文件 查看货源
内容描述: 多标准音频处理器系列 [Multistandard Sound Processor Family]
分类和应用:
文件页数/大小: 106 页 / 1906 K
品牌: MICRONAS [ MICRONAS ]
 浏览型号MSP3420G的Datasheet PDF文件第5页浏览型号MSP3420G的Datasheet PDF文件第6页浏览型号MSP3420G的Datasheet PDF文件第7页浏览型号MSP3420G的Datasheet PDF文件第8页浏览型号MSP3420G的Datasheet PDF文件第10页浏览型号MSP3420G的Datasheet PDF文件第11页浏览型号MSP3420G的Datasheet PDF文件第12页浏览型号MSP3420G的Datasheet PDF文件第13页  
2. Functional Description  
Automatic  
Sound Select  
ANA_IN1+  
AGC  
Standard Selection  
FM/AM  
Loud-  
speaker  
Channel  
Matrix  
Deemphasis:  
Bass/  
Treble  
or  
A
0
1
Comple-  
mentary  
Highpass  
FM/AM  
Stereo or A/B  
Stereo or A  
Stereo or B  
D
Loud-  
ness  
DACM_L  
DACM_R  
50/75 µs, J17  
DBX/MNR  
Panda1  
Spatial  
Effects  
DEMODULATOR  
(incl. Carrier Mute)  
Balance  
AVC  
Volume  
Σ
D
Equalize  
Prescale  
(0E  
hex  
)
(08  
)
(29  
hex  
)
(02  
(03  
)
)
(04  
)
(2D  
)
(05  
)
(01  
)
hex  
hex  
hex  
hex  
hex  
0.5  
hex  
hex  
ANA_IN2+  
Decoded  
Standards:  
NICAM  
A2  
NICAM  
3
4
Level  
Adjust  
A
Lowpass  
MB  
Deemphasis  
J17  
DACM_SUB  
Beeper  
(14  
(2D  
)
(2C  
)
(00  
)
hex  
hex  
hex  
Prescale  
)
AM  
hex  
BTSC  
EIA-J  
SAT  
(10  
)
hex  
I2C  
Read  
Register  
Standard  
and Sound  
Detection  
FM-Radio  
ADR-Bus  
Interface  
Volume  
(06  
D
Headphone  
Channel  
Matrix  
DACA_L  
DACA_R  
Bass/  
Treble  
Loudness  
Balance  
Σ
I2S1  
A
5
6
I2S  
Interface  
I2S_DA_IN1  
I2S_DA_IN2  
(31/32  
)
(33  
)
(30 )  
hex  
)
hex  
(09  
)
hex  
hex  
hex  
Prescale  
(16  
)
hex  
I2S  
Channel  
Matrix  
I2S  
Interface  
I2S_DA_OUT  
I2S2  
I2S  
Interface  
(0B  
)
hex  
Prescale  
(12  
)
hex  
I2C  
Read  
Register  
Quasi-Peak  
Channel  
Matrix  
Quasi-Peak  
Detector  
(19  
)
hex  
(1A  
)
hex  
(0C  
)
hex  
SCART  
A
2
Volume  
D
SCART1  
Channel  
Matrix  
D
Prescale  
SCART1_L/R  
SCART2_L/R  
A
(0D  
)
hex  
(0A  
)
hex  
(07  
)
hex  
SC1_OUT_L  
SC1_OUT_R  
Volume  
D
SCART2  
Channel  
Matrix  
A
(13  
)
hex  
(41  
)
hex  
(40  
)
hex  
SC1_IN_L  
SC1_IN_R  
SC2_IN_L  
SC2_IN_R  
SC3_IN_L  
SC3_IN_R  
SC4_IN_L  
SC2_OUT_L  
SC2_OUT_R  
SC4_IN_R  
MONO_IN  
(13  
)
hex  
Fig. 2–1: Signal flow block diagram of the MSP 34x0G (input and output names correspond to pin names)