128Mb, 256Mb, 512Mb, 1Gb StrataFlash Memory
Flowcharts
Figure 42: Buffered Enhanced Factory Programming (BEFP) Procedure
Setup Phase
Program and Verify Phase
Exit Phase
Data stream
ready
Read status
register
Start
V
PP applied,
Initialize count:
X = 0
No (SR7 = 0)
block unlocked
BEFP exited?
Yes (SR7 = 1)
Write 0x80 @
Write data @
1ST word address
1ST word address
Full status
check procedure
Write 0xD0 @
Increment count:
X = X + 1
1ST word address
Program
complete
BEFP setup
delay
No
X = 512?
Yes
Read status
register
Read status
register
No (SR0 = 1)
Yes (SR7 = 0)
BEFP setup
successful?
Program
done?
No (SR7 = 1)
Yes (SR0 = 0)
Check VPP, lock
errrors (SR3,1)
No
Last data?
Yes
Exit
Write 0xFFFF,
address in
different block
within partition
Bus
Operation
Action
Comments
Setup Phase
WRITE
Unlock block VPPH applied to VPP
WRITE
BEFP setup Data = 0x80 @ first word address1
WRITE
BEFP confirm Data = 0xD0 @ first word address
READ
Status register Data = Status register data
Adress = First word address
PDF: 09005aef8448483a
128_256_512_65nm_g18.pdf - Rev. F 8/11 EN
Micron Technology, Inc. reserves the right to change products or specifications without notice.
98
© 2011 Micron Technology, Inc. All rights reserved.
MICRON [ MICRON TECHNOLOGY ]
