128Mb, 256Mb, 512Mb, 1Gb StrataFlash Memory
Flowcharts
Figure 41: Buffer Programming Procedure
Start
Write 0xE9, base
colony address
(Setup)
Write word
count-1, base
(BP load 1)
colony address;
(X = word count)
Write data,
word address
(BP load 2)
Yes
Word
address in different
block?
No
X = X - 1
No
X = 0?
Yes
Write data,
word address
(Confirm)
Read data
(SR data),
block address
Word
address in different
block?
Yes
0
SR7 = ?
No
1
Yes
Full status register
check (if desired)
Data ? 0xD0?
No
Buffered program
abort
Buffered program
complete
PDF: 09005aef8448483a
128_256_512_65nm_g18.pdf - Rev. F 8/11 EN
Micron Technology, Inc. reserves the right to change products or specifications without notice.
96
© 2011 Micron Technology, Inc. All rights reserved.
MICRON [ MICRON TECHNOLOGY ]
