欢迎访问ic37.com |
会员登录 免费注册
发布采购

N25Q128A11B1241F 参数 Datasheet PDF下载

N25Q128A11B1241F图片预览
型号: N25Q128A11B1241F
PDF下载: 下载PDF文件 查看货源
内容描述: 128兆位, 1.8 V ,多个I / O , 4 KB的界别分组擦除引导扇区, XIP启用,串行闪存与108 MHz的SPI总线接口 [128-Mbit, 1.8 V, multiple I/O, 4-Kbyte subsector erase on boot sectors, XiP enabled, serial flash memory with 108 MHz SPI bus interface]
分类和应用: 闪存
文件页数/大小: 185 页 / 5874 K
品牌: MICRON [ MICRON TECHNOLOGY ]
 浏览型号N25Q128A11B1241F的Datasheet PDF文件第14页浏览型号N25Q128A11B1241F的Datasheet PDF文件第15页浏览型号N25Q128A11B1241F的Datasheet PDF文件第16页浏览型号N25Q128A11B1241F的Datasheet PDF文件第17页浏览型号N25Q128A11B1241F的Datasheet PDF文件第19页浏览型号N25Q128A11B1241F的Datasheet PDF文件第20页浏览型号N25Q128A11B1241F的Datasheet PDF文件第21页浏览型号N25Q128A11B1241F的Datasheet PDF文件第22页  
Signal descriptions  
N25Q128 - 1.8 V  
2.6  
Write protect/enhanced program supply voltage (W/VPP),  
DQ2  
W/VPP/DQ2 can be used as:  
„
„
„
A protection control input.  
A power supply pin.  
I/O in Extended SPI protocol quad instructions and in QIO-SPI protocol instructions.  
When the device is operated in Extended SPI protocol with single or dual instructions, the  
two functions W or VPP are selected by the voltage range applied to the pin. If the W/VPP  
input is kept in a low voltage range (0 V to VCC) the pin is seen as a control input. This input  
signal is used to freeze the size of the area of memory that is protected against program or  
erase instructions (as specified by the values in the BP[0:3] bits of the Status Register. (See  
Table 3.: Status register format).  
If VPP is in the range of VPPH, it acts as an additional power supply during the Program or  
Erase cycles (See Table 29.: Operating conditions). In this case VPP must be stable until  
the Program or Erase algorithm is completed.  
During the Extended SPI protocol, the QOFR and QIOFR instructions, and the QIO-SPI  
protocol instructions, the pin W/VPP/DQ2 is used as an input/output (DQ2 functionality).  
Using the Extended SPI protocol the QIFP, QIEFP and the QIO-SPI Program/Erase  
instructions, it is still possible to use the VPP additional power supply to speed up internal  
operations. However, to enable this possibility it is necessary to set bit 3 of the Volatile  
Enhanced Configuration Register to 0.  
In this case the W/VPP/DQ2 pin is used as an I/O pin until the end of the instruction  
sequence. After the last input data is shifted in, the application should apply VPP voltage to  
W/VPP/DQ2 within 200 ms to speed up the internal operations. If the VPP voltage is not  
applied within 200 ms the Program/Erase operations start with standard speed.  
The default value of the VECR bit 3 is 1, and the VPP functionality for Quad I/O modify  
instruction is disabled.  
2.7  
2.8  
VCC supply voltage  
V
is the supply voltage.  
CC  
VSS ground  
V
is the reference for the V supply voltage.  
CC  
SS  
18/185  
 复制成功!