128Mb: x4, x8, x16
SDRAM
T0
T1
T2
T3
T4
T5
CLK
COMMAND
ADDRESS
DQ
READ
READ
READ
READ
NOP
NOP
BANK,
COL n
BANK,
COL a
BANK,
COL x
BANK,
COL m
DOUT
D
OUT
D
OUT
DOUT
n
a
x
m
CAS Latency = 2
T0
T1
T2
T3
T4
T5
T6
CLK
READ
READ
READ
READ
NOP
NOP
NOP
COMMAND
ADDRESS
DQ
BANK,
COL n
BANK,
COL a
BANK,
COL x
BANK,
COL m
D
OUT
D
OUT
D
OUT
D
OUT
n
a
x
m
CAS Latency = 3
NOTE:
Each READ command may be to any bank. DQM is LOW.
DON’T CARE
Figure 8
Random READ Accesses
128Mb: x4, x8, x16 SDRAM
128MSDRAM_E.p65 – Rev. E; Pub. 1/02
Micron Technology, Inc., reserves the right to change products or specifications without notice.
©2001, Micron Technology, Inc.
18