欢迎访问ic37.com |
会员登录 免费注册
发布采购

MT41J256M4 参数 Datasheet PDF下载

MT41J256M4图片预览
型号: MT41J256M4
PDF下载: 下载PDF文件 查看货源
内容描述: DDR3 SDRAM MT41J256M4 â ????梅格32 ×4× 8银行MT41J128M8 â ????梅格16 ×8× 8银行MT41J64M16 â ???? 8梅格×16× 8银行 [DDR3 SDRAM MT41J256M4 – 32 Meg x 4 x 8 banks MT41J128M8 – 16 Meg x 8 x 8 banks MT41J64M16 – 8 Meg x 16 x 8 banks]
分类和应用: 动态存储器双倍数据速率
文件页数/大小: 214 页 / 2938 K
品牌: MICRON [ MICRON TECHNOLOGY ]
 浏览型号MT41J256M4的Datasheet PDF文件第20页浏览型号MT41J256M4的Datasheet PDF文件第21页浏览型号MT41J256M4的Datasheet PDF文件第22页浏览型号MT41J256M4的Datasheet PDF文件第23页浏览型号MT41J256M4的Datasheet PDF文件第25页浏览型号MT41J256M4的Datasheet PDF文件第26页浏览型号MT41J256M4的Datasheet PDF文件第27页浏览型号MT41J256M4的Datasheet PDF文件第28页  
1Gb: x4, x8, x16 DDR3 SDRAM  
Ball Assignments and Descriptions  
Table 5: 96-Ball FBGA – x16 Ball Descriptions (Continued)  
Symbol  
Type  
Description  
UDM  
Input  
Input data mask: UDM is an upper-byte, input mask signal for write data. Upper-  
byte input data is masked when UDM is sampled HIGH along with that input data  
during a WRITE access. Although the UDM ball is input-only, the UDM loading is  
designed to match that of the DQ and DQS balls. UDM is referenced to VREFDQ  
Data input/output: Lower byte of bidirectional data bus for the x16 configuration.  
DQ[7:0] are referenced to VREFDQ  
.
DQ0, DQ1, DQ2,  
DQ3, DQ4, DQ5,  
DQ6, DQ7  
I/O  
I/O  
.
DQ8, DQ9, DQ10,  
DQ11, DQ12,  
Data input/output: Upper byte of bidirectional data bus for the x16 configuration.  
DQ[15:8] are referenced to VREFDQ  
.
DQ13, DQ14, DQ15  
LDQS, LDQS#  
I/O  
I/O  
Lower byte data strobe: Output with read data. Edge-aligned with read data.  
Input with write data. Center-aligned to write data.  
UDQS, UDQS#  
Upper byte data strobe: Output with read data. Edge-aligned with read data.  
Input with write data. DQS is center-aligned to write data.  
VDD  
Supply  
Supply  
Power supply: 1.5V 0.075V.  
VDDQ  
DQ power supply: 1.5V 0.075V. Isolated on the device for improved noise immuni-  
ty.  
VREFCA  
VREFDQ  
Supply  
Supply  
Reference voltage for control, command, and address: VREFCA must be  
maintained at all times (including self refresh) for proper device operation.  
Reference voltage for data: VREFDQ must be maintained at all times (excluding self  
refresh) for proper device operation.  
VSS  
VSSQ  
ZQ  
Supply  
Supply  
Ground.  
DQ ground: Isolated on the device for improved noise immunity.  
External reference ball for output drive calibration: This ball is tied to an  
Reference  
external 240Ω resistor (RZQ), which is tied to VSSQ  
.
NC  
No connect: These balls should be left unconnected (the ball has no connection to  
the DRAM or to other balls).  
PDF: 09005aef826aa906  
1Gb_DDR3_SDRAM.pdf - Rev. L 03/13 EN  
Micron Technology, Inc. reserves the right to change products or specifications without notice.  
24  
‹ 2006 Micron Technology, Inc. All rights reserved.  
 复制成功!