256Mb, 3V Multiple I/O Serial Flash Memory
CYCLIC REDUNDANCY CHECK Operations
Table 37: CRC Command Sequence on a Range
Command Sequence
Byte#
1
Data
9Bh
Description
Command code for interface activation
Sub-command code for CRC operation
CRC operation option selection (CRC operation on a range)
1st byte of expected CRC value
2
27h
3
FEh
4
CRC[7:0]
5–10
11
CRC[55:8]
2nd to 7th byte of expected CRC value
8th byte of expected CRC value
CRC[63:56]
12
Start Address [7:0]
Start Address [23:8]
Start Address [31:24]
Stop Address [7:0]
Stop Address [23:8]
Stop Address [31:24]
Specifies the starting byte address for CRC operation
13–14
15
16
Specifies the ending byte address for CRC operation
Operation sequence confirmed; CRC operation starts
17–18
19
Drive S# HIGH
CCMTD-1725822587-3368
mt25q-qljs-L256-ABA-xxT.pdf - Rev. K 07/18 EN
Micron Technology, Inc. reserves the right to change products or specifications without notice.
© 2014 Micron Technology, Inc. All rights reserved.
77
MICRON [ MICRON TECHNOLOGY ]
