256Mb, 3V Multiple I/O Serial Flash Memory
READ MEMORY Operations Timings
Figure 29: DTR QUAD OUTPUT FAST READ – 6Dh3
Extended
0
7
8
C
x
C
LSB
A[MIN]
LSB
D
D
D
D
D
D
D
D
D
D
DQ0
Command
High-Z
‘1’
OUT
OUT
OUT
OUT
OUT
OUT
OUT
OUT
OUT
OUT
MSB
A[MAX]
D
D
DQ[2:1]
DQ3
OUT
OUT
MSB
Dummy cycles
Quad
0
1
2
C
x
C
LSB
A[MIN]
LSB
D
D
D
D
DQ[3:0]
Command
OUT
OUT
OUT OUT
MSB
A[MAX]
MSB
Dummy cycles
1. For extended protocol, Cx = 7 + (A[MAX] + 1)/2; For quad protocol,
Cx = 1 + (A[MAX] + 1)/8.
Notes:
2. S# not shown.
3. DTR QUAD OUTPUT FAST READ and 4-BYTE DTR QUAD OUTPUT FAST READ commands.
Figure 30: DTR QUAD INPUT/OUTPUT FAST READ – EDh3
Extended
0
7
8
C
x
C
LSB
A[MIN]
LSB
D
D
D
D
D
D
D
D
D
D
DQ0
Command
High-Z
‘1’
OUT
OUT
OUT
OUT
OUT
OUT
OUT
OUT
OUT
OUT
MSB
D
D
DQ[2:1]
DQ3
OUT
OUT
A[MAX]
2
MSB
Dummy cycles
Quad
0
1
C
x
C
LSB
A[MIN]
LSB
D
D
D
D
DQ[3:0]
Command
OUT
OUT
OUT OUT
MSB
A[MAX]
MSB
Dummy cycles
1. For extended protocol, Cx = 7 + (A[MAX] + 1)/8; For quad protocol,
Cx = 1 + (A[MAX] + 1)/8.
Notes:
2. S# not shown.
3. DTR QUAD INPUT/OUTPUT FAST READ and 4-BYTE DTR QUAD INPUT/OUTPUT FAST
READ commands.
CCMTD-1725822587-3368
mt25q-qljs-L256-ABA-xxT.pdf - Rev. K 07/18 EN
Micron Technology, Inc. reserves the right to change products or specifications without notice.
56
© 2014 Micron Technology, Inc. All rights reserved.