欢迎访问ic37.com |
会员登录 免费注册
发布采购

M25PX16 参数 Datasheet PDF下载

M25PX16图片预览
型号: M25PX16
PDF下载: 下载PDF文件 查看货源
内容描述: 16兆位,双I / O , 4 KB的界别分组擦除,串行闪存与75 MHz的SPI总线接口 [16-Mbit, dual I/O, 4-Kbyte subsector erase, serial Flash memory with 75 MHz SPI bus interface]
分类和应用: 闪存
文件页数/大小: 65 页 / 1418 K
品牌: MICRON [ MICRON TECHNOLOGY ]
 浏览型号M25PX16的Datasheet PDF文件第29页浏览型号M25PX16的Datasheet PDF文件第30页浏览型号M25PX16的Datasheet PDF文件第31页浏览型号M25PX16的Datasheet PDF文件第32页浏览型号M25PX16的Datasheet PDF文件第34页浏览型号M25PX16的Datasheet PDF文件第35页浏览型号M25PX16的Datasheet PDF文件第36页浏览型号M25PX16的Datasheet PDF文件第37页  
M25PX16  
Instructions  
(1)  
Table 9.  
Bit  
Lock Register out  
Bit name  
Value  
Function  
b7-b2  
Reserved  
The Write Lock and Lock Down bits cannot be changed.  
Once a ‘1’ is written to the Lock Down bit it cannot be cleared  
to ‘0’, except by a power-up.  
‘1’  
b1  
Sector Lock Down  
Sector Write Lock  
The Write Lock and Lock Down bits can be changed by  
writing new values to them.  
‘0’  
‘1’  
‘0’  
Write, Program and Erase operations in this sector will not be  
executed. The memory contents will not be changed.  
b0  
Write, Program and Erase operations in this sector are  
executed and will modify the sector contents.  
1. Values of (b1, b0) after power-up are defined in Section 7: Power-up and power-down.  
Figure 16. Read Lock Register (RDLR) instruction sequence and data-out sequence  
S
0
1
2
3
4
5
6
7
8
9
10  
28 29 30 31 32 33 34 35 36 37 38 39  
C
Instruction  
24-bit address  
23 22 21  
MSB  
3
2
1
0
DQ0  
DQ1  
Lock Register Out  
High Impedance  
2
7
6
5
4
3
1
0
MSB  
AI13738  
6.10  
Read OTP (ROTP)  
The device is first selected by driving Chip Select (S) Low. The instruction code for the Read  
OTP (ROTP) instruction is followed by a 3-byte address (A23- A0) and a dummy byte. Each  
bit is latched in on the rising edge of Serial Clock (C).  
Then the memory contents at that address are shifted out on Serial Data output (DQ1).  
Each bit is shifted out at the maximum frequency, f max, on the falling edge of Serial Clock  
C
(C). The instruction sequence is shown in Figure 17.  
The address is automatically incremented to the next higher address after each byte of data  
is shifted out.  
There is no rollover mechanism with the Read OTP (ROTP) instruction. This means that the  
Read OTP (ROTP) instruction must be sent with a maximum of 65 bytes to read, since once  
th  
th  
the 65 byte has been read, the same (65 ) byte keeps being read on the DQ1 pin.  
The Read OTP (ROTP) instruction is terminated by driving Chip Select (S) High. Chip  
Select (S) can be driven High at any time during data output. Any Read OTP (ROTP)  
33/65  
 复制成功!