欢迎访问ic37.com |
会员登录 免费注册
发布采购

M25P20-VMN6TPB 参数 Datasheet PDF下载

M25P20-VMN6TPB图片预览
型号: M25P20-VMN6TPB
PDF下载: 下载PDF文件 查看货源
内容描述: 美光M25P20 3V的2Mb串行闪存的嵌入式存储器 [Micron M25P20 2Mb 3V Serial Flash Embedded Memory]
分类和应用: 闪存存储
文件页数/大小: 45 页 / 592 K
品牌: MICRON [ MICRON TECHNOLOGY ]
 浏览型号M25P20-VMN6TPB的Datasheet PDF文件第17页浏览型号M25P20-VMN6TPB的Datasheet PDF文件第18页浏览型号M25P20-VMN6TPB的Datasheet PDF文件第19页浏览型号M25P20-VMN6TPB的Datasheet PDF文件第20页浏览型号M25P20-VMN6TPB的Datasheet PDF文件第22页浏览型号M25P20-VMN6TPB的Datasheet PDF文件第23页浏览型号M25P20-VMN6TPB的Datasheet PDF文件第24页浏览型号M25P20-VMN6TPB的Datasheet PDF文件第25页  
M25P20 Serial Flash Embedded Memory  
READ STATUS REGISTER  
WIP Bit  
WEL Bit  
The write in progress (WIP) bit indicates whether the memory is busy with a WRITE  
STATUS REGISTER cycle, a PROGRAM cycle, or an ERASE cycle. When the WIP bit is set  
to 1, a cycle is in progress; when the WIP bit is set to 0, a cycle is not in progress.  
The write enable latch (WEL) bit indicates the status of the internal write enable latch.  
When the WEL bit is set to 1, the internal write enable latch is set; when the WEL bit is  
set to 0, the internal write enable latch is reset and no WRITE STATUS REGISTER, PRO-  
GRAM, or ERASE command is accepted.  
Block Protect Bits  
The block protect bits are non-volatile. They define the size of the area to be software  
protected against PROGRAM and ERASE commands. The block protect bits are written  
with the WRITE STATUS REGISTER command.  
When one or more of the block protect bits is set to 1, the relevant memory area, as de-  
fined in the Protected Area Sizes table, becomes protected against PAGE PROGRAM and  
SECTOR ERASE commands. The block protect bits can be written provided that the  
HARDWARE PROTECTED mode has not been set. The BULK ERASE command is execu-  
ted only if all block protect bits are 0.  
SRWD Bit  
The status register write disable (SRWD) bit is operated in conjunction with the write  
protect (W#) signal. When the SRWD bit is set to 1 and W# is driven LOW, the device is  
put in the hardware protected mode. In the hardware protected mode, the non-volatile  
bits of the status register (SRWD, and the block protect bits) become read-only bits and  
the WRITE STATUS REGISTER command is no longer accepted for execution.  
PDF: 09005aef8456656e  
m25p20.pdf - Rev. A 2/13 EN  
Micron Technology, Inc. reserves the right to change products or specifications without notice.  
21  
© 2012 Micron Technology, Inc. All rights reserved.