欢迎访问ic37.com |
会员登录 免费注册
发布采购

JS28F256P30B 参数 Datasheet PDF下载

JS28F256P30B图片预览
型号: JS28F256P30B
PDF下载: 下载PDF文件 查看货源
内容描述: 美光并行NOR闪存的嵌入式存储器( P30-65nm ) [Micron Parallel NOR Flash Embedded Memory (P30-65nm)]
分类和应用: 闪存存储
文件页数/大小: 98 页 / 1366 K
品牌: MICRON [ MICRON TECHNOLOGY ]
 浏览型号JS28F256P30B的Datasheet PDF文件第46页浏览型号JS28F256P30B的Datasheet PDF文件第47页浏览型号JS28F256P30B的Datasheet PDF文件第48页浏览型号JS28F256P30B的Datasheet PDF文件第49页浏览型号JS28F256P30B的Datasheet PDF文件第51页浏览型号JS28F256P30B的Datasheet PDF文件第52页浏览型号JS28F256P30B的Datasheet PDF文件第53页浏览型号JS28F256P30B的Datasheet PDF文件第54页  
256Mb and 512Mb (256Mb/256Mb), P30-65nm  
Configuration Register  
Table 19: WAIT Functionality Table (Continued)  
Condition  
WAIT  
Notes  
All Writes  
High-Z  
1, 2  
1. Active means that WAIT is asserted until data becomes valid, then deasserts.  
2. When OE# = VIH during writes, WAIT = High-Z.  
Notes:  
WAIT Delay  
The WAIT delay (WD) bit controls the WAIT assertion delay behavior during synchro-  
nous burst reads. WAIT can be asserted either during or one data cycle before valid data  
is output on DQ[15:0]. When WD is set, WAIT is de-asserted one data cycle before valid  
data (default). When WD is cleared, WAIT is de-asserted during valid data.  
Burst Sequence  
The burst sequence (BS) bit selects linear burst sequence (default). Only linear burst se-  
quence is supported. The synchronous burst sequence for all burst lengths, as well as  
the effect of the burst wrap (BW) setting are shown below.  
Table 20: Burst Sequence Word Ordering  
Burst Addressing Sequence (DEC)  
Start  
Address  
(DEC)  
Burst  
Wrap  
(RCR3)  
4-Word Burst  
(BL[2:0] =  
0b001)  
8-Word Burst  
16-Word Burst  
(BL[2:0] = 0b011)  
Continuous Burst  
(BL[2:0] = 0b111)  
(BL[2:0] = 0b010)  
0-1-2-3-4-5-6-7  
1-2-3-4-5-6-7-0  
2-3-4-5-6-7-0-1  
3-4-5-6-7-0-1-2  
4-5-6-7-0-1-2-3  
5-6-7-0-1-2-3-4  
6-7-0-1-2-3-4-5  
7-0-1-2-3-4-5-6  
0
1
2
3
4
5
6
7
0
0
0
0
0
0
0
0
0-1-2-3  
1-2-3-0  
2-3-0-1  
3-0-1-2  
0-1-2-3-4…14-15  
1-2-3-4-5…15-0  
0-1-2-3-4-5-6-…  
1-2-3-4-5-6-7-…  
2-3-4-5-6-7-8-…  
3-4-5-6-7-8-9-…  
4-5-6-7-8-9-10…  
5-6-7-8-9-10-11…  
6-7-8-9-10-11-12-…  
7-8-9-10-11-12-13…  
2-3-4-5-6…15-0-1  
3-4-5-6-7…15-0-1-2  
4-5-6-7-8…15-0-1-2-3  
5-6-7-8-9…15-0-1-2-3-4  
6-7-8-9-10…15-0-1-2-3-4-5  
7-8-9-10…15-0-1-2-3-4-5-6  
14  
15  
0
0
14-15-0-1-2…12-13  
15-0-1-2-3…13-14  
14-15-16-17-18-19-20-…  
15-16-17-18-19-20-21-…  
0
1
2
3
1
1
1
1
0-1-2-3  
1-2-3-4  
2-3-4-5  
3-4-5-6  
0-1-2-3-4-5-6-7  
1-2-3-4-5-6-7-8  
2-3-4-5-6-7-8-9  
3-4-5-6-7-8-9-10  
0-1-2-3-4…14-15  
1-2-3-4-5…15-16  
2-3-4-5-6…16-17  
3-4-5-6-7…17-18  
0-1-2-3-4-5-6-…  
1-2-3-4-5-6-7-…  
2-3-4-5-6-7-8-…  
3-4-5-6-7-8-9-…  
PDF: 09005aef84566799  
p30_65nm_MLC_256Mb-512mb.pdf - Rev. C 12/13 EN  
Micron Technology, Inc. reserves the right to change products or specifications without notice.  
50  
© 2013 Micron Technology, Inc. All rights reserved.