欢迎访问ic37.com |
会员登录 免费注册
发布采购

JS28F256P30TFA 参数 Datasheet PDF下载

JS28F256P30TFA图片预览
型号: JS28F256P30TFA
PDF下载: 下载PDF文件 查看货源
内容描述: 美光并行NOR闪存的嵌入式存储器( P30-65nm ) [Micron Parallel NOR Flash Embedded Memory (P30-65nm)]
分类和应用: 闪存存储内存集成电路光电二极管
文件页数/大小: 95 页 / 1340 K
品牌: MICRON [ MICRON TECHNOLOGY ]
 浏览型号JS28F256P30TFA的Datasheet PDF文件第39页浏览型号JS28F256P30TFA的Datasheet PDF文件第40页浏览型号JS28F256P30TFA的Datasheet PDF文件第41页浏览型号JS28F256P30TFA的Datasheet PDF文件第42页浏览型号JS28F256P30TFA的Datasheet PDF文件第44页浏览型号JS28F256P30TFA的Datasheet PDF文件第45页浏览型号JS28F256P30TFA的Datasheet PDF文件第46页浏览型号JS28F256P30TFA的Datasheet PDF文件第47页  
256Mb and 512Mb (256Mb/256Mb), P30-65nm  
Registers  
Registers  
When non-array reads are performed in asynchronous page mode only the first data is  
valid and all subsequent data are undefined. When a non-array read operation occurs  
as synchronous burst mode, the same word of data requested will be output on succes-  
sive clock edges until the burst length requirements are satisfied.  
Read Status Register  
To read the Status Register, issue the Read Status Register command at any address. Sta-  
tus Register information is available to which the Read Status Register, Word Program,  
or Block Erase command was issued. Status Register data is automatically made availa-  
ble following a Word Program, Block Erase, or Block Lock command sequence. Reads  
from the device after any of these command sequences outputs the device’s status until  
another valid command is written (e.g. Read Array command).  
The Status Register is read using single asynchronous-mode or synchronous burst  
mode reads. Status Register data is output on DQ[7:0], while 0x00 is output on DQ[15:8].  
In asynchronous mode the falling edge of OE#, or CE# (whichever occurs first) updates  
and latches the Status Register contents. However, reading the Status Register in syn-  
chronous burst mode, CE# or ADV# must be toggled to update status data.  
The Device Write Status bit (SR.7) provides overall status of the device. Status register  
bits SR[6:1] present status and error information about the program, erase, suspend,  
VPP, and block-locked operations.  
Table 16: Status Register Description  
Bit Name  
Description  
7
6
5
Device Ready Status  
(DWS)  
0 = Device is busy; program or erase cycle in progress; SR.0 valid.  
1 = Device is ready; SR[6:1] are valid.  
Erase Suspend Status  
(ESS)  
0 = Erase suspend not in effect.  
1 = Erase suspend in effect.  
Erase /Blank Command SR.5 SR.4 Description  
Check Status Sequence  
(ES)  
Error  
4
Program Sta-  
tus (PS)  
0
0
1
1
0
1
0
1
Program or Erase operation successful.  
Program error - operation aborted.  
Erase or Blank check error - operation aborted.  
Command sequence error - command aborted.  
3
2
1
0
VPP Status (VPPS)  
0 = VPP within acceptable limits during program or erase operation.  
1 = VPP VPPLK during program or erase operation.  
Program Suspend Status 0 = Program suspend not in effect.  
(PSS) 1 = Program suspend in effect.  
Block-Locked Status (BLS) 0 = Block not locked during program or erase.  
1 = Block locked during program or erase; operation aborted.  
BEFP Status (BWS)  
After Buffered Enhanced Factory Programming (BEFP) data is loaded into the buffer:  
0 = BEFP complete.  
1 = BEFP in-progress.  
1. Default Value = 0x80  
Notes:  
PDF: 09005aef84566799  
p30_65nm_MLC_256Mb-512mb.pdf - Rev. A 1/13 EN  
Micron Technology, Inc. reserves the right to change products or specifications without notice.  
43  
© 2013 Micron Technology, Inc. All rights reserved.