PIC18F45J10 FAMILY
TABLE 14-5: REGISTERS ASSOCIATED WITH PWM AND TIMER2
Reset
Values
on page
Name
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
INTCON
RCON
PIR1
GIE/GIEH PEIE/GIEL TMR0IE
INT0IE
RI
RBIE
TO
TMR0IF
PD
INT0IF
POR
RBIF
BOR
47
46
49
49
49
50
50
48
48
48
49
49
49
49
49
49
49
49
IPEN
—
CM
PSPIF(1)
PSPIE(1)
PSPIP(1)
ADIF
ADIE
ADIP
RCIF
RCIE
RCIP
TXIF
TXIE
TXIP
SSP1IF
SSP1IE
SSP1IP
CCP1IF
TMR2IF
TMR1IF
TMR1IE
TMR1IP
PIE1
CCP1IE TMR2IE
CCP1IP TMR2IP
IPR1
TRISB
TRISC
TMR2
PR2
PORTB Data Direction Control Register
PORTC Data Direction Control Register
Timer2 Register
Timer2 Period Register
T2CON
CCPR1L
—
T2OUTPS3 T2OUTPS2 T2OUTPS1 T2OUTPS0 TMR2ON T2CKPS1 T2CKPS0
Capture/Compare/PWM Register 1 Low Byte
CCPR1H Capture/Compare/PWM Register 1 High Byte
CCP1CON P1M1(1) P1M0(1)
DC1B1 DC1B0
CCPR2L Capture/Compare/PWM Register 2 Low Byte
CCPR2H Capture/Compare/PWM Register 2 High Byte
CCP2CON DC2B1 DC2B0
ECCP1AS ECCPASE ECCPAS2 ECCPAS1 ECCPAS0 PSSAC1 PSSAC0 PSSBD1(1) PSSBD0(1)
ECCP1DEL PRSEN
PDC6(1) PDC5(1) PDC4(1) PDC3(1) PDC2(1) PDC1(1) PDC0(1)
CCP1M3 CCP1M2 CCP1M1 CCP1M0
CCP2M3 CCP2M2 CCP2M1 CCP2M0
—
—
Legend: — = unimplemented, read as ‘0’. Shaded cells are not used by PWM or Timer2.
Note 1: These bits are not implemented on 28-pin devices and should be read as ‘0’.
DS39682E-page 134
© 2009 Microchip Technology Inc.