PIC18F2420/2520/4420/4520
FIGURE 26-12:
PARALLEL SLAVE PORT TIMING (PIC18F4420/4520)
RE2/CS
RE0/RD
RE1/WR
65
RD<7:0>
62
64
63
Note:
Refer to Figure 26-5 for load conditions.
TABLE 26-13: PARALLEL SLAVE PORT REQUIREMENTS (PIC18F4420, PIC18F4520)
Param.
Symbol
Characteristic
Min
Max Units
Conditions
No.
62
TdtV2wrH
Data In Valid before WR ↑ or CS ↑ (setup
time)
20
—
ns
63
TwrH2dtI
WR ↑ or CS ↑ to Data–In
Invalid (hold time)
PIC18FXXXX
20
—
—
ns
PIC18LFXXXX 35
ns VDD = 2.0V
64
65
66
TrdL2dtV
TrdH2dtI
TibfINH
RD ↓ and CS ↓ to Data–Out Valid
RD ↑ or CS ↓ to Data–Out Invalid
—
10
—
80
ns
ns
30
Inhibit of the IBF Flag bit being Cleared from
3 TCY
WR ↑ or CS ↑
DS39631E-page 348
© 2008 Microchip Technology Inc.