欢迎访问ic37.com |
会员登录 免费注册
发布采购

PIC18F4580-I/PT 参数 Datasheet PDF下载

PIC18F4580-I/PT图片预览
型号: PIC18F4580-I/PT
PDF下载: 下载PDF文件 查看货源
内容描述: 28 /40/ 44引脚增强型闪存微控制器与ECAN技术, 10位A / D和纳瓦技术 [28/40/44-Pin Enhanced Flash Microcontrollers with ECAN Technology, 10-Bit A/D and nanoWatt Technology]
分类和应用: 闪存微控制器和处理器外围集成电路时钟
文件页数/大小: 490 页 / 8912 K
品牌: MICROCHIP [ MICROCHIP ]
 浏览型号PIC18F4580-I/PT的Datasheet PDF文件第224页浏览型号PIC18F4580-I/PT的Datasheet PDF文件第225页浏览型号PIC18F4580-I/PT的Datasheet PDF文件第226页浏览型号PIC18F4580-I/PT的Datasheet PDF文件第227页浏览型号PIC18F4580-I/PT的Datasheet PDF文件第229页浏览型号PIC18F4580-I/PT的Datasheet PDF文件第230页浏览型号PIC18F4580-I/PT的Datasheet PDF文件第231页浏览型号PIC18F4580-I/PT的Datasheet PDF文件第232页  
PIC18F2480/2580/4480/4580  
If SDA is low, a bus collision has occurred (i.e., another  
18.4.17.2 Bus Collision During a Repeated  
Start Condition  
master is attempting to transmit a data ‘0’, see  
Figure 18-29). If SDA is sampled high, the BRG is  
reloaded and begins counting. If SDA goes from high-to-  
low before the BRG times out, no bus collision occurs  
because no two masters can assert SDA at exactly the  
same time.  
During a Repeated Start condition, a bus collision  
occurs if:  
a) A low level is sampled on SDA when SCL goes  
from a low level to a high level.  
b) SCL goes low before SDA is asserted low, indi-  
cating that another master is attempting to  
transmit a data ‘1’.  
If SCL goes from high-to-low before the BRG times out,  
and SDA has not already been asserted, a bus collision  
occurs. In this case, another master is attempting to  
transmit a data ‘1’ during the Repeated Start condition,  
see Figure 18-30.  
When the user deasserts SDA and the pin is allowed to  
float high, the BRG is loaded with SSPADD<6:0> and  
counts down to 0. The SCL pin is then deasserted and  
when sampled high, the SDA pin is sampled.  
If, at the end of the BRG time-out, both SCL and SDA  
are still high, the SDA pin is driven low and the BRG is  
reloaded and begins counting. At the end of the count  
regardless of the status of the SCL pin, the SCL pin is  
driven low and the Repeated Start condition is  
complete.  
FIGURE 18-29:  
BUS COLLISION DURING A REPEATED START CONDITION (CASE 1)  
SDA  
SCL  
Sample SDA when SCL goes high.  
If SDA = 0, set BCLIF and release SDA and SCL.  
RSEN  
BCLIF  
Cleared in software  
0’  
S
0’  
SSPIF  
FIGURE 18-30:  
BUS COLLISION DURING REPEATED START CONDITION (CASE 2)  
TBRG  
TBRG  
SDA  
SCL  
SCL goes low before SDA,  
set BCLIF. Release SDA and SCL.  
BCLIF  
RSEN  
Interrupt cleared  
in software  
0’  
S
SSPIF  
DS39637D-page 228  
© 2009 Microchip Technology Inc.  
 复制成功!