欢迎访问ic37.com |
会员登录 免费注册
发布采购

PIC18F4580-I/PT 参数 Datasheet PDF下载

PIC18F4580-I/PT图片预览
型号: PIC18F4580-I/PT
PDF下载: 下载PDF文件 查看货源
内容描述: 28 /40/ 44引脚增强型闪存微控制器与ECAN技术, 10位A / D和纳瓦技术 [28/40/44-Pin Enhanced Flash Microcontrollers with ECAN Technology, 10-Bit A/D and nanoWatt Technology]
分类和应用: 闪存微控制器和处理器外围集成电路时钟
文件页数/大小: 490 页 / 8912 K
品牌: MICROCHIP [ MICROCHIP ]
 浏览型号PIC18F4580-I/PT的Datasheet PDF文件第188页浏览型号PIC18F4580-I/PT的Datasheet PDF文件第189页浏览型号PIC18F4580-I/PT的Datasheet PDF文件第190页浏览型号PIC18F4580-I/PT的Datasheet PDF文件第191页浏览型号PIC18F4580-I/PT的Datasheet PDF文件第193页浏览型号PIC18F4580-I/PT的Datasheet PDF文件第194页浏览型号PIC18F4580-I/PT的Datasheet PDF文件第195页浏览型号PIC18F4580-I/PT的Datasheet PDF文件第196页  
PIC18F2480/2580/4480/4580  
SSPSR is the shift register used for shifting data in or  
out. SSPBUF is the buffer register to which data bytes  
are written to or read from.  
18.3.1  
REGISTERS  
The MSSP module has four registers for SPI mode  
operation. These are:  
In receive operations, SSPSR and SSPBUF together,  
create a double-buffered receiver. When SSPSR  
receives a complete byte, it is transferred to SSPBUF  
and the SSPIF interrupt is set.  
• MSSP Control Register 1 (SSPCON1)  
• MSSP Status Register (SSPSTAT)  
• Serial Receive/Transmit Buffer Register  
(SSPBUF)  
During transmission, the SSPBUF is not double-  
buffered. A write to SSPBUF will write to both SSPBUF  
and SSPSR.  
• MSSP Shift Register (SSPSR) – Not directly  
accessible  
SSPCON1 and SSPSTAT are the control and status  
registers in SPI mode operation. The SSPCON1 regis-  
ter is readable and writable. The lower 6 bits of the  
SSPSTAT are read-only. The upper two bits of the  
SSPSTAT are read/write.  
REGISTER 18-1: SSPSTAT: MSSP STATUS REGISTER (SPI MODE)  
R/W-0  
SMP  
R/W-0  
CKE  
R-0  
D/A  
R-0  
P
R-0  
S
R-0  
R-0  
UA  
R-0  
BF  
R/W  
bit 7  
bit 0  
Legend:  
R = Readable bit  
-n = Value at POR  
W = Writable bit  
‘1’ = Bit is set  
U = Unimplemented bit, read as ‘0’  
‘0’ = Bit is cleared x = Bit is unknown  
bit 7  
bit 6  
SMP: Sample bit  
SPI Master mode:  
1= Input data sampled at end of data output time  
0= Input data sampled at middle of data output time  
SPI Slave mode:  
SMP must be cleared when SPI is used in Slave mode.  
CKE: SPI Clock Select bit  
1= Transmit occurs on transition from active to Idle clock state  
0= Transmit occurs on transition from Idle to active clock state  
Polarity of clock state is set by the CKP bit (SSPCON1<4>).  
bit 5  
bit 4  
bit 3  
bit 2  
bit 1  
bit 0  
D/A: Data/Address bit  
Used in I2C mode only.  
P: Stop bit  
Used in I2C mode only. This bit is cleared when the MSSP module is disabled, SSPEN is cleared.  
S: Start bit  
Used in I2C mode only.  
R/W: Read/Write Information bit  
Used in I2C mode only.  
UA: Update Address bit  
Used in I2C mode only.  
BF: Buffer Full Status bit (Receive mode only)  
1= Receive complete, SSPBUF is full  
0= Receive not complete, SSPBUF is empty  
DS39637D-page 192  
© 2009 Microchip Technology Inc.  
 复制成功!