欢迎访问ic37.com |
会员登录 免费注册
发布采购

PIC18F4520-I/PT 参数 Datasheet PDF下载

PIC18F4520-I/PT图片预览
型号: PIC18F4520-I/PT
PDF下载: 下载PDF文件 查看货源
内容描述: 28 /40/ 44引脚增强型闪存微控制器与10位A / D和纳瓦技术 [28/40/44-Pin Enhanced Flash Microcontrollers with 10-Bit A/D and nanoWatt Technology]
分类和应用: 闪存微控制器
文件页数/大小: 412 页 / 6898 K
品牌: MICROCHIP [ MICROCHIP ]
 浏览型号PIC18F4520-I/PT的Datasheet PDF文件第306页浏览型号PIC18F4520-I/PT的Datasheet PDF文件第307页浏览型号PIC18F4520-I/PT的Datasheet PDF文件第308页浏览型号PIC18F4520-I/PT的Datasheet PDF文件第309页浏览型号PIC18F4520-I/PT的Datasheet PDF文件第311页浏览型号PIC18F4520-I/PT的Datasheet PDF文件第312页浏览型号PIC18F4520-I/PT的Datasheet PDF文件第313页浏览型号PIC18F4520-I/PT的Datasheet PDF文件第314页  
PIC18F2420/2520/4420/4520  
XORWF  
Exclusive OR W with f  
Syntax:  
XORWF f {,d {,a}}  
Operands:  
0 f 255  
d [0,1]  
a [0,1]  
Operation:  
(W) .XOR. (f) dest  
Status Affected:  
Encoding:  
N, Z  
0001  
10da  
ffff  
ffff  
Description:  
Exclusive OR the contents of W with  
register ‘f’. If ‘d’ is ‘0’, the result is stored  
in W. If ‘d’ is ‘1’, the result is stored back  
in the register ‘f’ (default).  
If ‘a’ is ‘0’, the Access Bank is selected.  
If ‘a’ is ‘1’, the BSR is used to select the  
GPR bank (default).  
If ‘a’ is ‘0’ and the extended instruction  
set is enabled, this instruction operates  
in Indexed Literal Offset Addressing  
mode whenever f 95 (5Fh). See  
Section 24.2.3 “Byte-Oriented and  
Bit-Oriented Instructions in Indexed  
Literal Offset Mode” for details.  
Words:  
1
1
Cycles:  
Q Cycle Activity:  
Q1  
Q2  
Q3  
Q4  
Decode  
Read  
register ‘f’  
Process  
Data  
Write to  
destination  
Example:  
XORWF  
REG, 1, 0  
Before Instruction  
REG  
W
=
=
AFh  
B5h  
After Instruction  
REG  
W
=
=
1Ah  
B5h  
DS39631E-page 308  
© 2008 Microchip Technology Inc.  
 复制成功!