欢迎访问ic37.com |
会员登录 免费注册
发布采购

PIC18F24J10-I/SO 参数 Datasheet PDF下载

PIC18F24J10-I/SO图片预览
型号: PIC18F24J10-I/SO
PDF下载: 下载PDF文件 查看货源
内容描述: 28 /40/ 44引脚高性能, RISC微控制器 [28/40/44-Pin High-Performance, RISC Microcontrollers]
分类和应用: 微控制器
文件页数/大小: 368 页 / 5652 K
品牌: MICROCHIP [ MICROCHIP ]
 浏览型号PIC18F24J10-I/SO的Datasheet PDF文件第286页浏览型号PIC18F24J10-I/SO的Datasheet PDF文件第287页浏览型号PIC18F24J10-I/SO的Datasheet PDF文件第288页浏览型号PIC18F24J10-I/SO的Datasheet PDF文件第289页浏览型号PIC18F24J10-I/SO的Datasheet PDF文件第291页浏览型号PIC18F24J10-I/SO的Datasheet PDF文件第292页浏览型号PIC18F24J10-I/SO的Datasheet PDF文件第293页浏览型号PIC18F24J10-I/SO的Datasheet PDF文件第294页  
PIC18F45J10 FAMILY  
TBLWT  
Table Write  
TBLWT  
Table Write (Continued)  
Syntax:  
TBLWT ( *; *+; *-; +*)  
None  
Example 1:  
TBLWT *+;  
Operands:  
Operation:  
Before Instruction  
if TBLWT *,  
TABLAT  
TBLPTR  
HOLDING REGISTER  
(00A356h)  
=
=
55h  
00A356h  
(TABLAT) Holding Register,  
TBLPTR – No Change;  
if TBLWT *+,  
(TABLAT) Holding Register,  
(TBLPTR) + 1TBLPTR;  
if TBLWT *-,  
(TABLAT) Holding Register,  
(TBLPTR) – 1TBLPTR;  
if TBLWT +*,  
(TBLPTR) + 1TBLPTR,  
(TABLAT) Holding Register  
=
FFh  
After Instructions (table write completion)  
TABLAT  
TBLPTR  
HOLDING REGISTER  
(00A356h)  
=
=
55h  
00A357h  
=
55h  
Example 2:  
TBLWT +*;  
Before Instruction  
TABLAT  
TBLPTR  
HOLDING REGISTER  
(01389Ah)  
HOLDING REGISTER  
(01389Bh)  
=
=
34h  
01389Ah  
Status Affected: None  
=
FFh  
Encoding:  
0000  
0000  
0000  
11nn  
nn=0 *  
=1 *+  
=2 *-  
=3 +*  
=
FFh  
After Instruction (table write completion)  
TABLAT  
TBLPTR  
HOLDING REGISTER  
(01389Ah)  
HOLDING REGISTER  
(01389Bh)  
=
=
34h  
01389Bh  
Description:  
This instruction uses the 3 LSBs of  
TBLPTR to determine which of the  
8 holding registers the TABLAT is written  
to. The holding registers are used to  
program the contents of Program  
Memory (P.M.). (Refer to Section 7.0  
“Flash Program Memory” for additional  
details on programming Flash memory.)  
The TBLPTR (a 21-bit pointer) points to  
each byte in the program memory.  
TBLPTR has a 2-MByte address range.  
The LSb of the TBLPTR selects which  
byte of the program memory location to  
access.  
=
=
FFh  
34h  
TBLPTR[0] = 0: Least Significant  
Byte of Program  
Memory Word  
TBLPTR[0] = 1: Most Significant  
Byte of Program  
Memory Word  
The TBLWT instruction can modify the  
value of TBLPTR as follows:  
no change  
post-increment  
post-decrement  
pre-increment  
Words:  
1
2
Cycles:  
Q Cycle Activity:  
Q1  
Q2  
No  
Q3  
No  
Q4  
No  
Decode  
operation operation operation  
No  
No No No  
operation operation operation operation  
(Read  
TABLAT)  
(Write to  
Holding  
Register )  
DS39682E-page 288  
© 2009 Microchip Technology Inc.  
 复制成功!