欢迎访问ic37.com |
会员登录 免费注册
发布采购

PIC18F2420-I/SO 参数 Datasheet PDF下载

PIC18F2420-I/SO图片预览
型号: PIC18F2420-I/SO
PDF下载: 下载PDF文件 查看货源
内容描述: 28 /40/ 44引脚增强型闪存微控制器与10位A / D和纳瓦技术 [28/40/44-Pin Enhanced Flash Microcontrollers with 10-Bit A/D and nanoWatt Technology]
分类和应用: 闪存微控制器
文件页数/大小: 412 页 / 6898 K
品牌: MICROCHIP [ MICROCHIP ]
 浏览型号PIC18F2420-I/SO的Datasheet PDF文件第241页浏览型号PIC18F2420-I/SO的Datasheet PDF文件第242页浏览型号PIC18F2420-I/SO的Datasheet PDF文件第243页浏览型号PIC18F2420-I/SO的Datasheet PDF文件第244页浏览型号PIC18F2420-I/SO的Datasheet PDF文件第246页浏览型号PIC18F2420-I/SO的Datasheet PDF文件第247页浏览型号PIC18F2420-I/SO的Datasheet PDF文件第248页浏览型号PIC18F2420-I/SO的Datasheet PDF文件第249页  
PIC18F2420/2520/4420/4520  
The High/Low-Voltage Detect Control register  
(Register 22-1) completely controls the operation of the  
HLVD module. This allows the circuitry to be “turned  
22.0 HIGH/LOW-VOLTAGE  
DETECT (HLVD)  
off” by the user under software control, which  
minimizes the current consumption for the device.  
PIC18F2420/2520/4420/4520  
devices  
have  
a
High/Low-Voltage Detect module (HLVD). This is a pro-  
grammable circuit that allows the user to specify both a  
device voltage trip point and the direction of change from  
that point. If the device experiences an excursion past  
the trip point in that direction, an interrupt flag is set. If the  
interrupt is enabled, the program execution will branch to  
the interrupt vector address and the software can then  
respond to the interrupt.  
The block diagram for the HLVD module is shown in  
Figure 22-1.  
REGISTER 22-1: HLVDCON: HIGH/LOW-VOLTAGE DETECT CONTROL REGISTER  
R/W-0  
U-0  
R-0  
R/W-0  
R/W-0  
HLVDL3(1)  
R/W-1  
HLVDL2(1)  
R/W-0  
HLVDL1(1)  
R/W-1  
HLVDL0(1)  
VDIRMAG  
IRVST  
HLVDEN  
bit 7  
bit 0  
Legend:  
R = Readable bit  
-n = Value at POR  
W = Writable bit  
‘1’ = Bit is set  
U = Unimplemented bit, read as ‘0’  
‘0’ = Bit is cleared x = Bit is unknown  
bit 7  
VDIRMAG: Voltage Direction Magnitude Select bit  
1= Event occurs when voltage equals or exceeds trip point (HLVDL<3:0>)  
0= Event occurs when voltage equals or falls below trip point (HLVDL<3:0>)  
bit 6  
bit 5  
Unimplemented: Read as ‘0’  
IRVST: Internal Reference Voltage Stable Flag bit  
1= Indicates that the voltage detect logic will generate the interrupt flag at the specified voltage range  
0= Indicates that the voltage detect logic will not generate the interrupt flag at the specified voltage  
range and the HLVD interrupt should not be enabled  
bit 4  
HLVDEN: High/Low-Voltage Detect Power Enable bit  
1= HLVD enabled  
0= HLVD disabled  
bit 3-0  
HLVDL<3:0>: Voltage Detection Limit bits(1)  
1111= External analog input is used (input comes from the HLVDIN pin)  
1110= Maximum setting  
.
.
.
0000= Minimum setting  
Note 1: See Table 26-4 for specifications.  
© 2008 Microchip Technology Inc.  
Advance Information  
DS39631E-page 243  
 复制成功!