欢迎访问ic37.com |
会员登录 免费注册
发布采购

PIC18F8620-I/PT 参数 Datasheet PDF下载

PIC18F8620-I/PT图片预览
型号: PIC18F8620-I/PT
PDF下载: 下载PDF文件 查看货源
内容描述: 八十〇分之六十四引脚高性能1 Mbit的增强型闪存微控制器与A / D [64/80-Pin High Performance 1 Mbit Enhanced FLASH Microcontrollers with A/D]
分类和应用: 闪存微控制器和处理器外围集成电路PC时钟
文件页数/大小: 366 页 / 6797 K
品牌: MICROCHIP [ MICROCHIP ]
 浏览型号PIC18F8620-I/PT的Datasheet PDF文件第66页浏览型号PIC18F8620-I/PT的Datasheet PDF文件第67页浏览型号PIC18F8620-I/PT的Datasheet PDF文件第68页浏览型号PIC18F8620-I/PT的Datasheet PDF文件第69页浏览型号PIC18F8620-I/PT的Datasheet PDF文件第71页浏览型号PIC18F8620-I/PT的Datasheet PDF文件第72页浏览型号PIC18F8620-I/PT的Datasheet PDF文件第73页浏览型号PIC18F8620-I/PT的Datasheet PDF文件第74页  
PIC18FXX20  
This procedure will require about 18 ms to update one  
row of 64 bytes of memory. An example of the required  
code is given in Example 5-3.  
5.5.1  
FLASH PROGRAM MEMORY WRITE  
SEQUENCE  
The sequence of events for programming an internal  
program memory location should be:  
1. Read 64 bytes into RAM.  
2. Update data values in RAM as necessary.  
3. Load Table Pointer with address being erased.  
4. Do the row erase procedure.  
Note: Before setting the WR bit, the Table Pointer  
address needs to be within the intended  
address range of the eight bytes in the  
holding register.  
5. Load Table Pointer with address of first byte  
being written.  
6. Write the first 8 bytes into the holding registers  
with auto-increment.  
7. Set the EECON1 register for the write operation:  
• set EEPGD bit to point to program memory;  
• clear the CFGS bit to access program memory;  
• set WREN to enable byte writes.  
8. Disable interrupts.  
9. Write 55h to EECON2.  
10. Write AAh to EECON2.  
11. Set the WR bit. This will begin the write cycle.  
12. The CPU will stall for duration of the write (about  
2 ms using internal timer).  
13. Execute a NOP.  
14. Re-enable interrupts.  
15. Repeat steps 6-14 seven times, to write  
64 bytes.  
16. Verify the memory (Table Read).  
DS39609A-page 68  
Advance Information  
2003 Microchip Technology Inc.  
 复制成功!