欢迎访问ic37.com |
会员登录 免费注册
发布采购

PIC18LF6720-I/PT 参数 Datasheet PDF下载

PIC18LF6720-I/PT图片预览
型号: PIC18LF6720-I/PT
PDF下载: 下载PDF文件 查看货源
内容描述: 八十〇分之六十四引脚高性能1 Mbit的增强型闪存微控制器与A / D [64/80-Pin High Performance 1 Mbit Enhanced FLASH Microcontrollers with A/D]
分类和应用: 闪存微控制器
文件页数/大小: 366 页 / 6797 K
品牌: MICROCHIP [ MICROCHIP ]
 浏览型号PIC18LF6720-I/PT的Datasheet PDF文件第151页浏览型号PIC18LF6720-I/PT的Datasheet PDF文件第152页浏览型号PIC18LF6720-I/PT的Datasheet PDF文件第153页浏览型号PIC18LF6720-I/PT的Datasheet PDF文件第154页浏览型号PIC18LF6720-I/PT的Datasheet PDF文件第156页浏览型号PIC18LF6720-I/PT的Datasheet PDF文件第157页浏览型号PIC18LF6720-I/PT的Datasheet PDF文件第158页浏览型号PIC18LF6720-I/PT的Datasheet PDF文件第159页  
PIC18FXX20  
TABLE 16-2: REGISTERS ASSOCIATED WITH CAPTURE, COMPARE, TIMER1 AND TIMER3  
Value on  
POR,  
Value on  
all other  
RESETS  
Name  
Bit 7  
Bit 6  
Bit 5  
Bit 4  
Bit 3  
Bit 2  
Bit 1  
Bit 0  
BOR  
INTCON  
RCON  
PIR1  
PIE1  
IPR1  
PIR2  
PIE2  
IPR2  
PIR3  
GIE/GIEH PEIE/GIEL TMR0IE  
INT0IE  
RI  
RBIE  
TO  
TMR0IF  
PD  
INT0IF  
POR  
RBIF  
BOR  
0000 0000 0000 0000  
0--1 11qq 0--q qquu  
IPEN  
PSPIF  
PSPIE  
PSPIP  
ADIF  
ADIE  
ADIP  
CMIE  
CMIF  
CMIP  
RCIF  
RCIE  
RCIP  
RC2IF  
RC2IE  
RC2IP  
TXIF  
TXIE  
TXIP  
EEIE  
EEIF  
EEIP  
TX2IF  
TX2IE  
TX2IP  
SSPIF  
SSPIE  
SSPIP  
BCLIF  
BCLIE  
BCLIP  
TMR4IF  
CCP1IF TMR2IF TMR1IF 0000 0000 0000 0000  
CCP1IE TMR2IE TMR1IE 0000 0000 0000 0000  
CCP1IP TMR2IP TMR1IP 0111 1111 0111 1111  
LVDIF  
LVDIE  
LVDIP  
TMR3IF CCP2IF -0-0 0000 ---0 0000  
TMR3IE CCP2IE -0-0 0000 ---0 0000  
TMR3IP CCP2IP -1-1 1111 ---1 1111  
CCP5IF CCP4IF CCP3IF --00 0000 --00 0000  
PIE3  
IPR3  
TMR4IE CCP5IE CCP4IE CCP3IE --00 0000 --00 0000  
TMR4IP CCP5IP CCP4IP CCP3IP --11 1111 --11 1111  
1111 1111 1111 1111  
TRISC  
TMR1L  
TMR1H  
T1CON  
TMR3H  
TMR3L  
T3CON  
CCPRxL  
CCPRxH  
CCPxCON  
PORTC Data Direction Register  
Holding Register for the Least Significant Byte of the 16-bit TMR1 Register  
Holding Register for the Most Significant Byte of the 16-bit TMR1 Register  
xxxx xxxx uuuu uuuu  
xxxx xxxx uuuu uuuu  
RD16  
T1CKPS1 T1CKPS0 T1OSCEN T1SYNC TMR1CS TMR1ON 0-00 0000 u-uu uuuu  
Timer3 Register High Byte  
Timer3 Register Low Byte  
xxxx xxxx uuuu uuuu  
xxxx xxxx uuuu uuuu  
RD16  
T3CCP2 T3CKPS1 T3CKPS0 T3CCP1 T3SYNC TMR3CS TMR3ON 0000 0000 uuuu uuuu  
(1)  
Capture/Compare/PWM Register x (LSB)  
Capture/Compare/PWM Register x (MSB)  
xxxx xxxx uuuu uuuu  
(1)  
(1)  
xxxx xxxx uuuu uuuu  
DCxB1  
DCxB0  
CCPxM3 CCPxM2 CCPxM1 CCPxM0 --00 0000 --00 0000  
Legend: x= unknown, u= unchanged, - = unimplemented, read as '0'.  
Shaded cells are not used by Capture and Compare, Timer1 or Timer3.  
Note 1: Generic term for all of the identical registers of this name for all CCP modules, where ‘x’ identifies the individual module  
(CCP1 through CCP5). Bit assignments and RESET values for all registers of the same generic name are identical.  
2003 Microchip Technology Inc.  
Advance Information  
DS39609A-page 153