欢迎访问ic37.com |
会员登录 免费注册
发布采购

PIC18F8680-I/PT 参数 Datasheet PDF下载

PIC18F8680-I/PT图片预览
型号: PIC18F8680-I/PT
PDF下载: 下载PDF文件 查看货源
内容描述: 64 /68/ 80引脚高性能, 64 KB的增强型闪存微控制器与ECAN模块 [64/68/80-Pin High-Performance, 64-Kbyte Enhanced Flash Microcontrollers with ECAN Module]
分类和应用: 闪存微控制器
文件页数/大小: 496 页 / 8365 K
品牌: MICROCHIP [ MICROCHIP TECHNOLOGY ]
 浏览型号PIC18F8680-I/PT的Datasheet PDF文件第105页浏览型号PIC18F8680-I/PT的Datasheet PDF文件第106页浏览型号PIC18F8680-I/PT的Datasheet PDF文件第107页浏览型号PIC18F8680-I/PT的Datasheet PDF文件第108页浏览型号PIC18F8680-I/PT的Datasheet PDF文件第110页浏览型号PIC18F8680-I/PT的Datasheet PDF文件第111页浏览型号PIC18F8680-I/PT的Datasheet PDF文件第112页浏览型号PIC18F8680-I/PT的Datasheet PDF文件第113页  
PIC18F6585/8585/6680/8680
8.0
8.1
8 x 8 HARDWARE MULTIPLIER
Introduction
8.2
Operation
An 8 x 8 hardware multiplier is included in the ALU of
the PIC18F6585/8585/6680/8680 devices. By making
the multiply a hardware operation, it completes in a sin-
gle instruction cycle. This is an unsigned multiply that
gives a 16-bit result. The result is stored in the 16-bit
product register pair (PRODH:PRODL). The multiplier
does not affect any flags in the ALUSTA register.
Making the 8 x 8 multiplier execute in a single cycle
gives the following advantages:
• Higher computational throughput
• Reduces code size requirements for multiply
algorithms
The performance increase allows the device to be used
in applications previously reserved for Digital Signal
Processors.
enhanced devices using the single-cycle hardware
multiply and performing the same function without the
hardware multiply.
unsigned multiply. Only one instruction is required
when one argument of the multiply is already loaded in
the WREG register.
multiply. To account for the sign bits of the arguments,
each argument’s Most Significant bit (MSb) is tested
and the appropriate subtractions are done.
EXAMPLE 8-1:
MOVF
MULWF
ARG1, W
ARG2
8 x 8 UNSIGNED
MULTIPLY ROUTINE
;
; ARG1 * ARG2 ->
; PRODH:PRODL
EXAMPLE 8-2:
MOVF
MULWF
BTFSC
SUBWF
MOVF
BTFSC
SUBWF
ARG1, W
ARG2
ARG2, SB
PRODH
ARG2, W
ARG1, SB
PRODH
8 x 8 SIGNED MULTIPLY
ROUTINE
;
;
;
;
;
;
;
;
;
;
ARG1 * ARG2 ->
PRODH:PRODL
Test Sign Bit
PRODH = PRODH
- ARG1
Test Sign Bit
PRODH = PRODH
- ARG2
TABLE 8-1:
Routine
PERFORMANCE COMPARISON
Multiply Method
Without hardware multiply
Hardware multiply
Without hardware multiply
Hardware multiply
Without hardware multiply
Hardware multiply
Without hardware multiply
Hardware multiply
Program
Memory
(Words)
13
1
33
6
21
24
52
36
Cycles
(Max)
69
1
91
6
242
24
254
36
Time
@ 40 MHz
6.9
µs
100 ns
9.1
µs
600 ns
24.2
µs
2.4
µs
25.4
µs
3.6
µs
@ 10 MHz
27.6
µs
400 ns
36.4
µs
2.4
µs
96.8
µs
9.6
µs
102.6
µs
14.4
µs
@ 4 MHz
69
µs
1
µs
91
µs
6
µs
242
µs
24
µs
254
µs
36
µs
8 x 8 unsigned
8 x 8 signed
16 x 16 unsigned
16 x 16 signed
2004 Microchip Technology Inc.
DS30491C-page 107