欢迎访问ic37.com |
会员登录 免费注册
发布采购

PIC18F4431-I/P 参数 Datasheet PDF下载

PIC18F4431-I/P图片预览
型号: PIC18F4431-I/P
PDF下载: 下载PDF文件 查看货源
内容描述: 28 /40/ 44引脚增强型闪存微控制器采用纳瓦技术,高性能PWM和A / D [28/40/44-Pin Enhanced Flash Microcontrollers with nanoWatt Technology, High-Performance PWM and A/D]
分类和应用: 闪存微控制器
文件页数/大小: 392 页 / 3127 K
品牌: MICROCHIP [ MICROCHIP ]
 浏览型号PIC18F4431-I/P的Datasheet PDF文件第266页浏览型号PIC18F4431-I/P的Datasheet PDF文件第267页浏览型号PIC18F4431-I/P的Datasheet PDF文件第268页浏览型号PIC18F4431-I/P的Datasheet PDF文件第269页浏览型号PIC18F4431-I/P的Datasheet PDF文件第271页浏览型号PIC18F4431-I/P的Datasheet PDF文件第272页浏览型号PIC18F4431-I/P的Datasheet PDF文件第273页浏览型号PIC18F4431-I/P的Datasheet PDF文件第274页  
PIC18F2331/2431/4331/4431  
REGISTER 23-7: CONFIG5L: CONFIGURATION REGISTER 5 LOW (BYTE ADDRESS 300008h)  
U-0  
U-0  
U-0  
U-0  
R/C-1  
CP3(1,2)  
R/C-1  
CP2(1,2)  
R/C-1  
CP1(2)  
R/C-1  
CP0(2)  
bit 7  
bit 0  
Legend:  
R = Readable bit  
C = Clearable bit  
U = Unimplemented bit, read as ‘0’  
-n = Value when device is unprogrammed  
U = Unchanged from programmed state  
bit 7-4  
bit 3  
Unimplemented: Read as ‘0’  
CP3: Code Protection bit(1,2)  
1= Block 3 is not code-protected  
0= Block 3 is code-protected  
bit 2  
bit 1  
bit 0  
CP2: Code Protection bit(1,2)  
1= Block 2 is not code-protected  
0= Block 2 is code-protected  
CP1: Code Protection bit(2)  
1= Block 1 is not code-protected  
0= Block 1 is code-protected  
CP0: Code Protection bit(2)  
1= Block 0 is not code-protected  
0= Block 0 is code-protected  
Note 1: Unimplemented in PIC18F2331/4331 devices; maintain this bit set.  
2: Refer to Figure 23-5 for block boundary addresses.  
REGISTER 23-8: CONFIG5H: CONFIGURATION REGISTER 5 HIGH (BYTE ADDRESS 300009h)  
R/C-1  
CPD(1)  
R/C-1  
CPB(1)  
U-0  
U-0  
U-0  
U-0  
U-0  
U-0  
bit 7  
bit 0  
Legend:  
R = Readable bit  
C = Clearable bit  
U = Unimplemented bit, read as ‘0’  
-n = Value when device is unprogrammed  
U = Unchanged from programmed state  
bit 7  
CPD: Data EEPROM Code Protection bit(1)  
1= Data EEPROM is not code-protected  
0= Data EEPROM is code-protected  
bit 6  
CPB: Boot Block Code Protection bit(1)  
1= Boot Block is not code-protected  
0= Boot Block is code-protected  
bit 5-0  
Unimplemented: Read as ‘0’  
Note 1: Refer to Figure 23-5 for block boundary addresses.  
DS39616D-page 270  
2010 Microchip Technology Inc.  
 复制成功!