欢迎访问ic37.com |
会员登录 免费注册
发布采购

PIC18F4431-I/P 参数 Datasheet PDF下载

PIC18F4431-I/P图片预览
型号: PIC18F4431-I/P
PDF下载: 下载PDF文件 查看货源
内容描述: 28 /40/ 44引脚增强型闪存微控制器采用纳瓦技术,高性能PWM和A / D [28/40/44-Pin Enhanced Flash Microcontrollers with nanoWatt Technology, High-Performance PWM and A/D]
分类和应用: 闪存微控制器
文件页数/大小: 392 页 / 3127 K
品牌: MICROCHIP [ MICROCHIP ]
 浏览型号PIC18F4431-I/P的Datasheet PDF文件第256页浏览型号PIC18F4431-I/P的Datasheet PDF文件第257页浏览型号PIC18F4431-I/P的Datasheet PDF文件第258页浏览型号PIC18F4431-I/P的Datasheet PDF文件第259页浏览型号PIC18F4431-I/P的Datasheet PDF文件第261页浏览型号PIC18F4431-I/P的Datasheet PDF文件第262页浏览型号PIC18F4431-I/P的Datasheet PDF文件第263页浏览型号PIC18F4431-I/P的Datasheet PDF文件第264页  
PIC18F2331/2431/4331/4431  
start-up time, TIRVST, is an interval that is independent  
of device clock speed. It is specified in electrical  
specification Parameter 36.  
22.4 LVD Start-up Time  
The internal reference voltage of the LVD module,  
specified in electrical specification Parameter D420,  
may be used by other internal circuitry, such as the  
Programmable Brown-out Reset. If the LVD, or other  
circuits using the voltage reference, are disabled to  
lower the device’s current consumption, the reference  
voltage circuit will require time to become stable before  
a low-voltage condition can be reliably detected. This  
The LVD interrupt flag is not enabled until TIRVST has  
expired and a stable reference voltage is reached. For  
this reason, brief excursions beyond the set point may  
not be detected during this interval (refer to Figure 22-2).  
FIGURE 22-2:  
LOW-VOLTAGE DETECT WAVEFORMS  
CASE 1:  
LVDIF may not be set  
VDD  
VLVD  
LVDIF  
Enable LVD  
Internally Generated  
Reference Stable  
TIRVST  
LVDIF cleared in software  
CASE 2:  
VDD  
VLVD  
LVDIF  
Enable LVD  
TIRVST  
Internally Generated  
Reference Stable  
LVDIF cleared in software  
LVDIF cleared in software,  
LVDIF remains set since LVD condition still exists  
DS39616D-page 260  
2010 Microchip Technology Inc.  
 复制成功!