欢迎访问ic37.com |
会员登录 免费注册
发布采购

PIC18LF4320-I/ML 参数 Datasheet PDF下载

PIC18LF4320-I/ML图片预览
型号: PIC18LF4320-I/ML
PDF下载: 下载PDF文件 查看货源
内容描述: 28 /40/ 44引脚高性能,增强型闪存微控制器与10位A / D和纳瓦技术 [28/40/44-Pin High-Performance, Enhanced Flash Microcontrollers with 10-Bit A/D and nanoWatt Technology]
分类和应用: 闪存微控制器和处理器外围集成电路时钟
文件页数/大小: 388 页 / 6899 K
品牌: MICROCHIP [ MICROCHIP ]
 浏览型号PIC18LF4320-I/ML的Datasheet PDF文件第135页浏览型号PIC18LF4320-I/ML的Datasheet PDF文件第136页浏览型号PIC18LF4320-I/ML的Datasheet PDF文件第137页浏览型号PIC18LF4320-I/ML的Datasheet PDF文件第138页浏览型号PIC18LF4320-I/ML的Datasheet PDF文件第140页浏览型号PIC18LF4320-I/ML的Datasheet PDF文件第141页浏览型号PIC18LF4320-I/ML的Datasheet PDF文件第142页浏览型号PIC18LF4320-I/ML的Datasheet PDF文件第143页  
PIC18F2220/2320/4220/4320  
TABLE 15-3: REGISTERS ASSOCIATED WITH CAPTURE, COMPARE, TIMER1 AND TIMER3  
Value on  
Value on  
POR, BOR  
Name  
Bit 7  
Bit 6  
Bit 5  
Bit 4  
Bit 3  
Bit 2  
Bit 1  
Bit 0  
all other  
Resets  
INTCON  
PIR1  
GIE/GIEH PEIE/GIEL TMR0IE  
INT0IE  
TXIF  
RBIE  
SSPIF  
SSPIE  
SSPIP  
TMR0IF  
INT0IF  
RBIF  
0000 000x 0000 000u  
(1)  
PSPIF  
PSPIE  
PSPIP  
ADIF  
ADIE  
ADIP  
RCIF  
RCIE  
RCIP  
CCP1IF TMR2IF TMR1IF 0000 0000 0000 0000  
CCP1IE TMR2IE TMR1IE 0000 0000 0000 0000  
CCP1IP TMR2IP TMR1IP 1111 1111 1111 1111  
1111 1111 1111 1111  
(1)  
(1)  
PIE1  
TXIE  
TXIP  
IPR1  
TRISC  
TMR1L  
TMR1H  
T1CON  
CCPR1L  
PORTC Data Direction Register  
Holding Register for the Least Significant Byte of the 16-bit TMR1 Register  
Holding Register for the Most Significant Byte of the 16-bit TMR1 Register  
xxxx xxxx uuuu uuuu  
xxxx xxxx uuuu uuuu  
RD16  
T1RUN T1CKPS1 T1CKPS0 T1OSCEN T1SYNC TMR1CS TMR1ON 0000 0000 uuuu uuuu  
Capture/Compare/PWM Register 1 (LSB)  
xxxx xxxx uuuu uuuu  
xxxx xxxx uuuu uuuu  
CCPR1H Capture/Compare/PWM Register 1 (MSB)  
CCP1CON  
CCPR2L  
DC1B1  
DC1B0  
CCP1M3 CCP1M2 CCP1M1 CCP1M0 --00 0000 --00 0000  
xxxx xxxx uuuu uuuu  
Capture/Compare/PWM Register 2 (LSB)  
CCPR2H Capture/Compare/PWM Register 2 (MSB)  
xxxx xxxx uuuu uuuu  
CCP2CON  
PIR2  
DC2B1  
DC2B0  
EEIF  
CCP2M3 CCP2M2 CCP2M1 CCP2M0 --00 0000 --00 0000  
OSCFIF  
OSCFIE  
OSCFIP  
CMIF  
CMIE  
CMIP  
BCLIF  
BCLIE  
BCLIP  
LVDIF  
LVDIE  
LVDIP  
TMR3IF CCP2IF 00-0 0000 00-0 0000  
TMR3IE CCP2IE 00-0 0000 00-0 0000  
TMR3IP CCP2IP 11-1 1111 11-1 1111  
PIE2  
EEIE  
EEIP  
IPR2  
TMR3L  
TMR3H  
T3CON  
Holding Register for the Least Significant Byte of the 16-bit TMR3 Register  
Holding Register for the Most Significant Byte of the 16-bit TMR3 Register  
xxxx xxxx uuuu uuuu  
xxxx xxxx uuuu uuuu  
RD16  
T3CCP2 T3CKPS1 T3CKPS0 T3CCP1 T3SYNC TMR3CS TMR3ON 0000 0000 uuuu uuuu  
Legend: x= unknown, u= unchanged, - = unimplemented, read as ‘0’. Shaded cells are not used by Capture and Timer1.  
Note 1: These bits are reserved on the PIC18F2X20 devices; always maintain these bits clear.  
2003 Microchip Technology Inc.  
DS39599C-page 137