欢迎访问ic37.com |
会员登录 免费注册
发布采购

PIC18LF4320-I/ML 参数 Datasheet PDF下载

PIC18LF4320-I/ML图片预览
型号: PIC18LF4320-I/ML
PDF下载: 下载PDF文件 查看货源
内容描述: 28 /40/ 44引脚高性能,增强型闪存微控制器与10位A / D和纳瓦技术 [28/40/44-Pin High-Performance, Enhanced Flash Microcontrollers with 10-Bit A/D and nanoWatt Technology]
分类和应用: 闪存微控制器和处理器外围集成电路时钟
文件页数/大小: 388 页 / 6899 K
品牌: MICROCHIP [ MICROCHIP ]
 浏览型号PIC18LF4320-I/ML的Datasheet PDF文件第104页浏览型号PIC18LF4320-I/ML的Datasheet PDF文件第105页浏览型号PIC18LF4320-I/ML的Datasheet PDF文件第106页浏览型号PIC18LF4320-I/ML的Datasheet PDF文件第107页浏览型号PIC18LF4320-I/ML的Datasheet PDF文件第109页浏览型号PIC18LF4320-I/ML的Datasheet PDF文件第110页浏览型号PIC18LF4320-I/ML的Datasheet PDF文件第111页浏览型号PIC18LF4320-I/ML的Datasheet PDF文件第112页  
PIC18F2220/2320/4220/4320  
TABLE 10-3: PORTB FUNCTIONS  
Name  
Bit#  
Buffer  
Function  
RB0/AN12/INT0  
bit 0  
TTL(1)/ST(2) Input/output pin, analog input or external interrupt input 0.  
Internal software programmable weak pull-up.  
RB1/AN10/INT1  
RB2/AN8/INT2  
RB3/AN9/CCP2  
bit 1  
bit 2  
bit 3  
TTL(1)/ST(2) Input/output pin, analog input or external interrupt input 1.  
Internal software programmable weak pull-up.  
TTL(1)/ST(2) Input/output pin, analog input or external interrupt input 2.  
Internal software programmable weak pull-up.  
TTL(1)/ST(3) Input/output pin or analog input. Capture2 input/Compare2 output/  
PWM output when CCP2MX configuration bit is set(4)  
Internal software programmable weak pull-up.  
.
RB4/AN11/KBI0  
RB5/KBI1/PGM  
RB6/KBI2/PGC  
RB7/KBI3/PGD  
bit 4  
bit 5  
bit 6  
bit 7  
TTL  
Input/output pin (with interrupt-on-change) or analog input.  
Internal software programmable weak pull-up.  
TTL/ST(5) Input/output pin (with interrupt-on-change). Internal software  
programmable weak pull-up. Low-voltage ICSP enable pin.  
TTL/ST(5) Input/output pin (with interrupt-on-change). Internal software  
programmable weak pull-up. Serial programming clock.  
TTL/ST(5) Input/output pin (with interrupt-on-change). Internal software  
programmable weak pull-up. Serial programming data.  
Legend: TTL = TTL input, ST = Schmitt Trigger input  
Note 1: This buffer is a TTL input when configured as digital I/O.  
2: This buffer is a Schmitt Trigger input when configured as the external interrupt.  
3: This buffer is a Schmitt Trigger input when configured as the CCP2 input.  
4: A device configuration bit selects which I/O pin the CCP2 pin is multiplexed on.  
5: This buffer is a Schmitt Trigger input when used in Serial Programming mode.  
TABLE 10-4: SUMMARY OF REGISTERS ASSOCIATED WITH PORTB  
Value on  
all other  
Resets  
Value on  
POR, BOR  
Name  
Bit 7  
Bit 6  
Bit 5  
Bit 4  
Bit 3  
Bit 2  
Bit 1  
Bit 0  
PORTB  
LATB  
RB7  
RB6  
RB5  
RB4  
RB3  
RB2  
RB1  
RB0  
xxxq qqqq  
xxxx xxxx  
1111 1111  
0000 000x  
1111 -1-1  
uuuu uuuu  
uuuu uuuu  
1111 1111  
0000 000u  
1111 -1-1  
11-0 0-00  
--00 0000  
LATB Data Latch Register  
TRISB  
PORTB Data Direction Register  
GIE/GIEH PEIE/GIEL TMR0IE  
INTCON  
INTCON2  
INTCON3  
ADCON1  
Legend:  
INT0IE  
RBIE  
TMR0IF INT0IF  
RBIF  
RBIP  
RBPU  
INT2IP  
INTEDG0 INTEDG1 INTEDG2  
TMR0IP  
INT1IP  
INT2IE  
VCFG0  
INT1IE  
INT2IF  
INT1IF 11-0 0-00  
VCFG1  
PCFG3 PCFG2 PCFG1 PCFG0 --00 0000  
x= unknown, u= unchanged, q= value depends on condition. Shaded cells are not used by PORTB.  
DS39599C-page 106  
2003 Microchip Technology Inc.  
 复制成功!