欢迎访问ic37.com |
会员登录 免费注册
发布采购

PIC18F2320-I/SP 参数 Datasheet PDF下载

PIC18F2320-I/SP图片预览
型号: PIC18F2320-I/SP
PDF下载: 下载PDF文件 查看货源
内容描述: 28 /40/ 44引脚高性能,增强型闪存微控制器与10位A / D和纳瓦技术 [28/40/44-Pin High-Performance, Enhanced Flash Microcontrollers with 10-Bit A/D and nanoWatt Technology]
分类和应用: 闪存微控制器和处理器外围集成电路光电二极管PC时钟
文件页数/大小: 388 页 / 6899 K
品牌: MICROCHIP [ MICROCHIP ]
 浏览型号PIC18F2320-I/SP的Datasheet PDF文件第266页浏览型号PIC18F2320-I/SP的Datasheet PDF文件第267页浏览型号PIC18F2320-I/SP的Datasheet PDF文件第268页浏览型号PIC18F2320-I/SP的Datasheet PDF文件第269页浏览型号PIC18F2320-I/SP的Datasheet PDF文件第271页浏览型号PIC18F2320-I/SP的Datasheet PDF文件第272页浏览型号PIC18F2320-I/SP的Datasheet PDF文件第273页浏览型号PIC18F2320-I/SP的Datasheet PDF文件第274页  
PIC18F2220/2320/4220/4320  
BTFSC  
Bit Test File, Skip if Clear  
BTFSS  
Bit Test File, Skip if Set  
Syntax:  
[ label ] BTFSC f,b[,a]  
Syntax:  
[ label ] BTFSS f,b[,a]  
Operands:  
0 f 255  
0 b 7  
a [0,1]  
Operands:  
0 f 255  
0 b < 7  
a [0,1]  
Operation:  
skip if (f<b>) = 0  
None  
Operation:  
skip if (f<b>) = 1  
None  
Status Affected:  
Encoding:  
Status Affected:  
Encoding:  
1011  
bbba  
ffff  
ffff  
1010  
bbba  
ffff  
ffff  
Description:  
If bit ‘b’ in register ‘f’ is ‘0’, then the  
next instruction is skipped.  
Description:  
If bit ‘b’ in register ‘f’ is ‘1’, then the  
next instruction is skipped.  
If bit ‘b’ is ‘0’, then the next instruc-  
tion fetched during the current  
If bit ‘b’ is ‘1’, then the next instruc-  
tion fetched during the current  
instruction execution is discarded  
and a NOPis executed instead, mak-  
ing this a two-cycle instruction. If ‘a’  
is ‘0’, the Access Bank will be  
instruction execution is discarded  
and a NOPis executed instead, mak-  
ing this a two-cycle instruction. If ‘a’  
is ‘0’, the Access Bank will be  
selected, overriding the BSR value. If  
‘a’ = 1, then the bank will be selected  
as per the BSR value (default).  
selected, overriding the BSR value. If  
‘a’ = 1, then the bank will be selected  
as per the BSR value (default).  
Words:  
Cycles:  
1
Words:  
Cycles:  
1
1(2)  
1(2)  
Note: 3 cycles if skip and followed  
by a 2-word instruction.  
Note: 3 cycles if skip and followed  
by a 2-word instruction.  
Q Cycle Activity:  
Q1  
Q Cycle Activity:  
Q1  
Q2  
Q3  
Q4  
Q2  
Q3  
Q4  
Decode  
Read  
Process Data  
No  
Decode  
Read  
Process Data  
No  
register ‘f’  
operation  
register ‘f’  
operation  
If skip:  
Q1  
If skip:  
Q1  
Q2  
Q3  
Q4  
Q2  
Q3  
Q4  
No  
No  
No  
No  
No  
No  
No  
No  
operation  
operation  
operation  
operation  
operation  
operation  
operation  
operation  
If skip and followed by 2-word instruction:  
If skip and followed by 2-word instruction:  
Q1  
Q2  
Q3  
Q4  
Q1  
Q2  
Q3  
Q4  
No  
No  
No  
No  
No  
No  
No  
No  
operation  
operation  
operation  
operation  
operation  
operation  
operation  
operation  
No  
No  
No  
No  
No  
No  
No  
No  
operation  
operation  
operation  
operation  
operation  
operation  
operation  
operation  
HERE  
FALSE  
TRUE  
BTFSC  
:
:
FLAG, 1  
HERE  
FALSE  
TRUE  
BTFSS  
:
:
FLAG, 1  
Example:  
Example:  
Before Instruction  
PC  
Before Instruction  
PC  
=
address (HERE)  
=
address (HERE)  
After Instruction  
After Instruction  
If FLAG<1>  
=
=
=
=
0;  
If FLAG<1>  
=
=
=
=
0;  
PC  
address (TRUE)  
1;  
PC  
address (FALSE)  
1;  
If FLAG<1>  
PC  
If FLAG<1>  
PC  
address (FALSE)  
address (TRUE)  
DS39599C-page 268  
2003 Microchip Technology Inc.  
 复制成功!