欢迎访问ic37.com |
会员登录 免费注册
发布采购

PIC16F886-I/SS 参数 Datasheet PDF下载

PIC16F886-I/SS图片预览
型号: PIC16F886-I/SS
PDF下载: 下载PDF文件 查看货源
内容描述: 28 /40/ 44引脚,增强基于闪存的8位CMOS微控制器采用纳瓦技术 [28/40/44-Pin, Enhanced Flash-Based 8-Bit CMOS Microcontrollers with nanoWatt Technology]
分类和应用: 闪存微控制器和处理器外围集成电路光电二极管时钟
文件页数/大小: 288 页 / 5120 K
品牌: MICROCHIP [ MICROCHIP ]
 浏览型号PIC16F886-I/SS的Datasheet PDF文件第130页浏览型号PIC16F886-I/SS的Datasheet PDF文件第131页浏览型号PIC16F886-I/SS的Datasheet PDF文件第132页浏览型号PIC16F886-I/SS的Datasheet PDF文件第133页浏览型号PIC16F886-I/SS的Datasheet PDF文件第135页浏览型号PIC16F886-I/SS的Datasheet PDF文件第136页浏览型号PIC16F886-I/SS的Datasheet PDF文件第137页浏览型号PIC16F886-I/SS的Datasheet PDF文件第138页  
PIC16F882/883/884/886/887  
The PWM outputs are multiplexed with I/O pins and are  
11.6 PWM (Enhanced Mode)  
designated P1A, P1B, P1C and P1D. The polarity of the  
PWM pins is configurable and is selected by setting the  
CCP1M bits in the CCP1CON register appropriately.  
The Enhanced PWM Mode can generate a PWM signal  
on up to four different output pins with up to 10-bits of  
resolution. It can do this through four different PWM  
output modes:  
Table 11-5 shows the pin assignments for each  
Enhanced PWM mode.  
• Single PWM  
Figure 11-5 shows an example of a simplified block  
diagram of the Enhanced PWM module.  
• Half-Bridge PWM  
• Full-Bridge PWM, Forward mode  
• Full-Bridge PWM, Reverse mode  
Note:  
To prevent the generation of an  
incomplete waveform when the PWM is  
first enabled, the ECCP module waits until  
the start of a new PWM period before  
generating a PWM signal.  
To select an Enhanced PWM mode, the P1M bits of the  
CCP1CON register must be set appropriately.  
Note:  
The PWM Enhanced mode is available on  
the Enhanced Capture/Compare/PWM  
module (CCP1) only.  
FIGURE 11-5:  
EXAMPLE SIMPLIFIED BLOCK DIAGRAM OF THE ENHANCED PWM MODE  
DC1B<1:0>  
P1M<1:0>  
CCP1M<3:0>  
4
Duty Cycle Registers  
2
CCPR1L  
CCP1/P1A  
CCP1/P1A  
P1B  
TRISn  
TRISn  
TRISn  
TRISn  
CCPR1H (Slave)  
Comparator  
P1B  
Output  
Controller  
R
S
Q
P1C  
P1C  
(1)  
TMR2  
P1D  
P1D  
Comparator  
PR2  
Clear Timer2,  
toggle PWM pin and  
latch duty cycle  
PWM1CON  
Note 1: The 8-bit timer TMR2 register is concatenated with the 2-bit internal Q clock, or 2 bits of the prescaler to create the 10-bit  
time base.  
Note 1: The TRIS register value for each PWM output must be configured appropriately.  
2: Clearing the CCPxCON register will relinquish ECCP control of all PWM output pins.  
3: Any pin not used by an Enhanced PWM mode is available for alternate pin functions.  
TABLE 11-5: EXAMPLE PIN ASSIGNMENTS FOR VARIOUS PWM ENHANCED MODES  
ECCP Mode  
P1M<1:0>  
CCP1/P1A  
P1B  
P1C  
P1D  
Single  
00  
10  
01  
11  
Yes(1)  
Yes  
Yes(1)  
Yes  
Yes(1)  
No  
Yes(1)  
No  
Half-Bridge  
Full-Bridge, Forward  
Full-Bridge, Reverse  
Yes  
Yes  
Yes  
Yes  
Yes  
Yes  
Yes  
Yes  
Note 1: Pulse Steering enables outputs in Single mode.  
DS41291D-page 132  
Preliminary  
© 2007 Microchip Technology Inc.  
 复制成功!