欢迎访问ic37.com |
会员登录 免费注册
发布采购

PIC16F688-I/ST 参数 Datasheet PDF下载

PIC16F688-I/ST图片预览
型号: PIC16F688-I/ST
PDF下载: 下载PDF文件 查看货源
内容描述: 14引脚基于闪存的8位CMOS微控制器采用纳瓦技术 [14-Pin Flash-Based, 8-Bit CMOS Microcontrollers with nanoWatt Technology]
分类和应用: 闪存微控制器
文件页数/大小: 202 页 / 3832 K
品牌: MICROCHIP [ MICROCHIP ]
 浏览型号PIC16F688-I/ST的Datasheet PDF文件第159页浏览型号PIC16F688-I/ST的Datasheet PDF文件第160页浏览型号PIC16F688-I/ST的Datasheet PDF文件第161页浏览型号PIC16F688-I/ST的Datasheet PDF文件第162页浏览型号PIC16F688-I/ST的Datasheet PDF文件第164页浏览型号PIC16F688-I/ST的Datasheet PDF文件第165页浏览型号PIC16F688-I/ST的Datasheet PDF文件第166页浏览型号PIC16F688-I/ST的Datasheet PDF文件第167页  
PIC16F688  
TABLE 14-9: PIC16F688 A/D CONVERSION REQUIREMENTS  
Standard Operating Conditions (unless otherwise stated)  
Operating temperature  
-40°C TA +125°C  
Param  
No.  
Sym  
Characteristic  
A/D Clock Period  
Min  
Typ†  
Max Units  
Conditions  
AD130* TAD  
1.6  
3.0  
9.0  
9.0  
μs TOSC-based, VREF 3.0V  
μs TOSC-based, VREF full range  
ADCS<1:0> = 11(ADRC mode)  
μs At VDD = 2.5V  
A/D Internal RC  
Oscillator Period  
3.0  
1.6  
6.0  
4.0  
11  
9.0  
6.0  
μs At VDD = 5.0V  
AD131 TCNV Conversion Time  
(not including  
TAD Set GO/DONE bit to new data in A/D  
Result register  
Acquisition Time)(1)  
AD132* TACQ Acquisition Time  
11.5  
5
μs  
μs  
AD133* TAMP Amplifier Settling Time  
AD134 TGO Q4 to A/D Clock Start  
TOSC/2  
TOSC/2 + TCY  
If the A/D clock source is selected as  
RC, a time of TCY is added before the  
A/D clock starts. This allows the SLEEP  
instruction to be executed.  
*
These parameters are characterized but not tested.  
Data in “Typ” column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance  
only and are not tested.  
Note 1: ADRESH and ADRESL registers may be read on the following TCY cycle.  
2: See Section 8.3 “A/D Acquisition Requirements” for minimum conditions.  
© 2007 Microchip Technology Inc.  
DS41203D-page 161  
 复制成功!