欢迎访问ic37.com |
会员登录 免费注册
发布采购

PIC16F688-I/P 参数 Datasheet PDF下载

PIC16F688-I/P图片预览
型号: PIC16F688-I/P
PDF下载: 下载PDF文件 查看货源
内容描述: 14引脚基于闪存的8位CMOS微控制器采用纳瓦技术 [14-Pin Flash-Based, 8-Bit CMOS Microcontrollers with nanoWatt Technology]
分类和应用: 闪存微控制器和处理器外围集成电路光电二极管时钟
文件页数/大小: 174 页 / 2918 K
品牌: MICROCHIP [ MICROCHIP ]
 浏览型号PIC16F688-I/P的Datasheet PDF文件第124页浏览型号PIC16F688-I/P的Datasheet PDF文件第125页浏览型号PIC16F688-I/P的Datasheet PDF文件第126页浏览型号PIC16F688-I/P的Datasheet PDF文件第127页浏览型号PIC16F688-I/P的Datasheet PDF文件第129页浏览型号PIC16F688-I/P的Datasheet PDF文件第130页浏览型号PIC16F688-I/P的Datasheet PDF文件第131页浏览型号PIC16F688-I/P的Datasheet PDF文件第132页  
PIC16F688  
SLEEP  
RLF  
Rotate Left f through Carry  
Syntax:  
[ label ] SLEEP  
Syntax:  
Operands:  
[ label ]  
RLF f,d  
Operands:  
Operation:  
None  
0 f 127  
d
[0,1]  
00h WDT,  
0 WDT prescaler,  
1 TO,  
Operation:  
See description below  
C
Status Affected:  
Encoding:  
0 PD  
00  
1101  
dfff  
ffff  
Status Affected:  
Description:  
TO, PD  
Description:  
The contents of register ‘f’ are  
rotated one bit to the left through  
the Carry Flag. If ‘d’ is ‘0’, the  
result is placed in the W register.  
If ‘d’ is ‘1’, the result is stored  
back in register ‘f’.  
The power-down Status bit, PD is  
cleared. Time-out Status bit, TO  
is set. Watchdog Timer and its  
prescaler are cleared.  
The processor is put into Sleep  
mode with the oscillator stopped.  
C
Register f  
Words:  
Cycles:  
Example  
1
1
SUBLW  
Subtract W from Literal  
Syntax:  
[ label ] SUBLW k  
0 k 255  
RLF  
REG1,0  
Operands:  
Operation:  
Before Instruction  
k - (W) → (W)  
REG1  
=
=
1110 0110  
0
C
Status Affected: C, DC, Z  
After Instruction  
Description:  
The W register is subtracted (2’s  
REG1  
=
=
=
1110 0110  
1100 1100  
1
complement method) from the  
eight-bit literal ‘k’. The result is  
placed in the W register.  
W
C
RRF  
Rotate Right f through Carry  
SUBWF  
Subtract W from f  
Syntax:  
[ label ] RRF f,d  
0 f 127  
Syntax:  
[ label ] SUBWF f,d  
0 f 127  
Operands:  
Operands:  
d
[0,1]  
d
[0,1]  
Operation:  
See description below  
C
Operation:  
(f) - (W) → (destination)  
Status Affected:  
Description:  
Status Affected: C, DC, Z  
Description: Subtract (2’s complement method)  
The contents of register ‘f’ are  
rotated one bit to the right through  
the Carry Flag. If ‘d’ is ‘0’, the  
result is placed in the W register.  
If ‘d’ is ‘1’, the result is placed  
back in register ‘f’.  
W register from register ‘f’. If ‘d’ is  
0’, the result is stored in the W  
register. If ‘d’ is ‘1’, the result is  
stored back in register ‘f’.  
C
Register f  
DS41203B-page 126  
Preliminary  
2004 Microchip Technology Inc.  
 复制成功!