欢迎访问ic37.com |
会员登录 免费注册
发布采购

PIC16F687-I/ML 参数 Datasheet PDF下载

PIC16F687-I/ML图片预览
型号: PIC16F687-I/ML
PDF下载: 下载PDF文件 查看货源
内容描述: 20引脚基于闪存的8位CMOS微控制器采用纳瓦技术 [20-Pin Flash-Based, 8-Bit CMOS Microcontrollers with nanoWatt Technology]
分类和应用: 闪存微控制器和处理器外围集成电路时钟
文件页数/大小: 294 页 / 5272 K
品牌: MICROCHIP [ MICROCHIP ]
 浏览型号PIC16F687-I/ML的Datasheet PDF文件第227页浏览型号PIC16F687-I/ML的Datasheet PDF文件第228页浏览型号PIC16F687-I/ML的Datasheet PDF文件第229页浏览型号PIC16F687-I/ML的Datasheet PDF文件第230页浏览型号PIC16F687-I/ML的Datasheet PDF文件第232页浏览型号PIC16F687-I/ML的Datasheet PDF文件第233页浏览型号PIC16F687-I/ML的Datasheet PDF文件第234页浏览型号PIC16F687-I/ML的Datasheet PDF文件第235页  
PIC16F631/677/685/687/689/690  
17.1 DC Characteristics: PIC16F631/677/685/687/689/690-I (Industrial)  
PIC16F631/677/685/687/689/690-E (Extended)  
Standard Operating Conditions (unless otherwise stated)  
Operating temperature -40°C TA +85°C for industrial  
-40°C TA +125°C for extended  
DC CHARACTERISTICS  
Param  
Sym  
Characteristic  
Min Typ† Max Units  
Conditions  
No.  
VDD  
Supply Voltage  
2.0  
2.0  
3.0  
4.5  
5.5  
5.5  
5.5  
5.5  
V
V
V
V
FOSC < = 8 MHz: HFINTOSC, EC  
FOSC < = 4 MHz  
FOSC < = 10 MHz  
D001  
D001C  
D001D  
FOSC < = 20 MHz  
D002* VDR  
RAM Data Retention  
Voltage(1)  
1.5  
V
Device in Sleep mode  
D003 VPOR  
VDD Start Voltage to  
ensure internal Power-on  
Reset signal  
VSS  
V
See Section 14.2.1 “Power-on Reset  
(POR)” for details.  
D004* SVDD  
VDD Rise Rate to ensure  
internal Power-on Reset  
signal  
0.05  
V/ms See Section 14.2.1 “Power-on Reset  
(POR)” for details.  
*
These parameters are characterized but not tested.  
Data in “Typ” column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance  
only and are not tested.  
Note 1: This is the limit to which VDD can be lowered in Sleep mode without losing RAM data.  
© 2007 Microchip Technology Inc.  
DS41262D-page 229  
 复制成功!