欢迎访问ic37.com |
会员登录 免费注册
发布采购

PIC16C622A-20/SO 参数 Datasheet PDF下载

PIC16C622A-20/SO图片预览
型号: PIC16C622A-20/SO
PDF下载: 下载PDF文件 查看货源
内容描述: 基于EPROM的8位CMOS微控制器 [EPROM-Based 8-Bit CMOS Microcontroller]
分类和应用: 微控制器和处理器外围集成电路光电二极管PC可编程只读存储器电动程控只读存储器时钟
文件页数/大小: 108 页 / 622 K
品牌: MICROCHIP [ MICROCHIP TECHNOLOGY ]
 浏览型号PIC16C622A-20/SO的Datasheet PDF文件第8页浏览型号PIC16C622A-20/SO的Datasheet PDF文件第9页浏览型号PIC16C622A-20/SO的Datasheet PDF文件第10页浏览型号PIC16C622A-20/SO的Datasheet PDF文件第11页浏览型号PIC16C622A-20/SO的Datasheet PDF文件第13页浏览型号PIC16C622A-20/SO的Datasheet PDF文件第14页浏览型号PIC16C622A-20/SO的Datasheet PDF文件第15页浏览型号PIC16C622A-20/SO的Datasheet PDF文件第16页  
PIC16C62X
3.1
Clocking Scheme/Instruction Cycle
3.2
Instruction Flow/Pipelining
The clock input (OSC1/CLKIN pin) is internally divided
by four to generate four non-overlapping quadrature
clocks namely Q1, Q2, Q3 and Q4. Internally, the
program counter (PC) is incremented every Q1, the
instruction is fetched from the program memory and
latched into the instruction register in Q4. The
instruction is decoded and executed during the
following Q1 through Q4. The clocks and instruction
execution flow is shown in Figure 3-2.
An “Instruction Cycle” consists of four Q cycles (Q1,
Q2, Q3 and Q4). The instruction fetch and execute are
pipelined such that fetch takes one instruction cycle
while decode and execute takes another instruction
cycle. However, due to the pipelining, each instruction
effectively executes in one cycle. If an instruction
causes the program counter to change (e.g.,
GOTO
)
then two cycles are required to complete the instruction
A fetch cycle begins with the program counter (PC)
incrementing in Q1.
In the execution cycle, the fetched instruction is latched
into the “Instruction Register (IR)” in cycle Q1. This
instruction is then decoded and executed during the
Q2, Q3, and Q4 cycles. Data memory is read during Q2
(operand read) and written during Q4 (destination
write).
FIGURE 3-2:
CLOCK/INSTRUCTION CYCLE
Q1
OSC1
Q1
Q2
Q3
Q4
PC
PC
PC+1
PC+2
Internal
phase
clock
Q2
Q3
Q4
Q1
Q2
Q3
Q4
Q1
Q2
Q3
Q4
OSC2/CLKOUT
(RC mode)
Fetch INST (PC)
Execute INST (PC-1)
Fetch INST (PC+1)
Execute INST (PC)
Fetch INST (PC+2)
Execute INST (PC+1)
EXAMPLE 3-1:
1. MOVLW 55h
2. MOVWF PORTB
3. CALL
4. BSF
SUB_1
INSTRUCTION PIPELINE FLOW
Fetch 1
Execute 1
Fetch 2
Execute 2
Fetch 3
Execute 3
Fetch 4
Flush
Fetch SUB_1 Execute SUB_1
PORTA, BIT3
All instructions are single cycle, except for any program branches. These take two cycles since the fetch
instruction is “flushed” from the pipeline while the new instruction is being fetched and then executed.
DS30235G-page 12
Preliminary
©
1998 Microchip Technology Inc.