欢迎访问ic37.com |
会员登录 免费注册
发布采购

PIC16C620A-04E/SS 参数 Datasheet PDF下载

PIC16C620A-04E/SS图片预览
型号: PIC16C620A-04E/SS
PDF下载: 下载PDF文件 查看货源
内容描述: 基于EPROM的8位CMOS微控制器 [EPROM-Based 8-Bit CMOS Microcontroller]
分类和应用: 微控制器和处理器外围集成电路光电二极管可编程只读存储器电动程控只读存储器时钟
文件页数/大小: 108 页 / 622 K
品牌: MICROCHIP [ MICROCHIP ]
 浏览型号PIC16C620A-04E/SS的Datasheet PDF文件第97页浏览型号PIC16C620A-04E/SS的Datasheet PDF文件第98页浏览型号PIC16C620A-04E/SS的Datasheet PDF文件第99页浏览型号PIC16C620A-04E/SS的Datasheet PDF文件第100页浏览型号PIC16C620A-04E/SS的Datasheet PDF文件第102页浏览型号PIC16C620A-04E/SS的Datasheet PDF文件第103页浏览型号PIC16C620A-04E/SS的Datasheet PDF文件第104页浏览型号PIC16C620A-04E/SS的Datasheet PDF文件第105页  
PIC16C62X  
APPENDIX A: ENHANCEMENTS  
APPENDIX B: COMPATIBILITY  
The following are the list of enhancements over the  
PIC16C5X microcontroller family:  
To convert code written for PIC16C5X to PIC16CXX,  
the user should take the following steps:  
1. Instruction word length is increased to 14 bits.  
This allows larger page sizes both in program  
memory (4K now as opposed to 512 before) and  
register file (up to 128 bytes now versus 32  
bytes before).  
1. Remove any program memory page select  
operations (PA2, PA1, PA0 bits) for CALL, GOTO.  
2. Revisit any computed jump operations (write to  
PC or add to PC, etc.) to make sure page bits  
are set properly under the new scheme.  
2. A PC high latch register (PCLATH) is added to  
handle program memory paging. PA2, PA1, PA0  
bits are removed from STATUS register.  
3. Eliminate any data memory page switching.  
Redefine data variables to reallocate them.  
4. Verify all writes to STATUS, OPTION, and FSR  
registers since these have changed.  
3. Data memory paging is slightly redefined.  
STATUS register is modified.  
5. Change reset vector to 0000h.  
4. Four new instructions have been added:  
RETURN, RETFIE, ADDLW, and SUBLW.  
Two instructions TRIS and OPTION are being  
phased out although they are kept for  
compatibility with PIC16C5X.  
5. OPTION and TRIS registers are made  
addressable.  
6. Interrupt capability is added. Interrupt vector is  
at 0004h.  
7. Stack size is increased to 8 deep.  
8. Reset vector is changed to 0000h.  
9. Reset of all registers is revisited. Five different  
reset (and wake-up) types are recognized.  
Registers are reset differently.  
10. Wake up from SLEEP through interrupt is  
added.  
11. Two separate timers, Oscillator Start-up Timer  
(OST) and Power-up Timer (PWRT) are  
included for more reliable power-up. These  
timers are invoked selectively to avoid  
unnecessary delays on power-up and wake-up.  
12. PORTB has weak pull-ups and interrupt on  
change feature.  
13. Timer0 clock input, T0CKI pin is also a port pin  
(RA4/T0CKI) and has a TRIS bit.  
14. FSR is made a full 8-bit register.  
15. “In-circuit programming” is made possible. The  
user can program PIC16CXX devices using only  
five pins: VDD, VSS, /VPP, RB6 (clock) and RB7  
(data in/out).  
16. PCON status register is added with  
Power-on-Reset (POR) status bit and  
Brown-out Reset status bit (BOR).  
a
a
17. Code protection scheme is enhanced such that  
portions of the program memory can be  
protected, while the remainder is unprotected.  
18. PORTA inputs are now Schmitt Trigger inputs.  
19. Brown-out Reset reset has been added.  
20. Common RAM registers F0h-FFh implemented  
in bank1.  
1998 Microchip Technology Inc.  
Preliminary  
DS30235G-page 101  
 复制成功!